

02/24/06 Tesis publicada con autorización del autor No olvide citar esta tesis I-Scan User Manual (Rev H)









Tekscan, Inc. 307 West First Street, South Boston, MA 02127 Tel: 617.464.4500/800.248.3669 fax: 617.464.4266 Email: <u>marketing@tekscan.com</u> web: <u>www.tekscan.com</u>

Tesis publicada con autorización del autor No olvide citar esta tesis



7/7



Tesis publicada con autorización del autor No olvide citar esta tesis



Table of Contents

WELCOME)
ISO	,
OVERVIEW	;
FLEXIFORCE SENSORS 8 Standard FlexiForce Sensors 8 High-Temperature FlexiForce Sensors 9 APPLICATION 9	3
SENSOR LOADING CONSIDERATIONS 10)
Sensor Loading)
CALIBRATION12	
CALIBRATION GUIDELINES	
SENSOR PERFORMANCE CHARACTERISTICS 13	6
REPEATABILITY13LINEARITY13HYSTERESIS13DRIFT13TEMPERATURE SENSITIVITY13SENSOR LIFE / DURABILITY14	
SENSOR PROPERTIES	,)
Standard FlexiForce Sensor (Model A201)	



WELCOME

ISO

Tekscan is registered to the following standard(s):

- ISO 9001: 2000
- ISO 13485: 2003



INTRODUCTION

This manual describes how to use Tekscan's *FlexiForce Sensors*. These sensors are ideal for designers, researchers, or anyone who needs to measure forces without disturbing the dynamics of their tests. The *FlexiForce* sensors can be used to measure both static and dynamic forces (up to 1000 lbf.), and are thin enough to enable non-intrusive measurement.

The *FlexiForce* sensors use a resistive-based technology. The application of a force to the active sensing area of the sensor results in a change in the resistance of the sensing element in inverse proportion to the force applied.

GETTING ASSISTANCE

Tekscan, Inc. will provide technical assistance for any difficulties you may experience using your *FlexiForce* system.

Write, call or fax us with any concerns or questions. Our knowledgeable support staff will be happy to help you. Comments and suggestions are always welcome.

FlexiForce a division of Tekscan, Inc. 307 West First Street South Boston, MA 02127-1309

Phone: (617) 464-4500 **Fax:** (617) 464-4266 **E-mail:** <u>flexiforce@tekscan.com</u>

Copyright © **2008 by Tekscan, Incorporated.** All rights reserved. No part of this publication may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language or computer language, in any form or by any means without the prior written permission of Tekscan, Inc., 307 West First Street, South Boston, MA 02127-1309.

Tekscan, Inc. makes no representation or warranties with respect to this manual. Further, Tekscan, Inc. reserves the right to make changes in the specifications of the product described within this manual at any time without notice and without obligation to notify any person of such revision or changes.

FlexiForce is a registered trademarks of Tekscan, Inc.

Windows 95/98/ME/2000/XP/Vista, MS-DOS, Word, Notepad, and *Excel* are registered trademarks of Microsoft Corporation.



OVERVIEW

This section outlines Sensor Construction and Application.

FLEXIFORCE SENSORS

The *FlexiForce* sensor is an ultra-thin and flexible printed circuit, which can be easily integrated into most applications. With its paper-thin construction, flexibility and force measurement ability, the *FlexiForce* force sensor can measure force between almost any two surfaces and is durable enough to stand up to most environments. *FlexiForce* has better force sensing properties, linearity, hysteresis, drift, and temperature sensitivity than any other thin-film force sensors. The "active sensing area" is a 0.375" diameter circle at the end of the sensor.

The sensors are constructed of two layers of substrate. This substrate is composed of polyester film (or Polyimide in the case of the High-Temperature Sensors). On each layer, a conductive material (silver) is applied, followed by a layer of pressure-sensitive ink. Adhesive is then used to laminate the two layers of substrate together to form the sensor. The silver circle on top of the pressure-sensitive ink defines the "active sensing area." Silver extends from the sensing area to the connectors at the other end of the sensor, forming the conductive leads.

FlexiForce sensors are terminated with a solderable male square pin connector, which allows them to be incorporated into a circuit. The two outer pins of the connector are active and the center pin is inactive. The length of the sensors can be trimmed by *Tekscan* to predefined lengths of 2", 4" and 6" or can be trimmed by the customer. If the customer trims the sensor, a new connector must be attached. This can be accomplished by purchasing staked pin connectors and a crimping tool. A conductive epoxy can also be used to adhere small wires to each conductor.

The sensor acts as a variable resistor in an electrical circuit. When the sensor is unloaded, its resistance is very high (greater than 5 Meg-ohm); when a force is applied to the sensor, the resistance decreases. Connecting an ohmmeter to the outer two pins of the sensor connector and applying a force to the sensing area can read the change in resistance.

Sensors should be stored at temperatures in the range of $15^{\circ}F(-9^{\circ}C)$ to $165^{\circ}F(74^{\circ}C)$

Standard FlexiForce Sensors

The Standard A201 sensor is available in the following force ranges:

- Sensor A201-1 (0-1 lb. force range)
- Sensor A201-25 (0-25 lb. force range)
- Sensor A201-100 (0-100 lb. force range)*

* In order to measure forces above 100 lbs. (up to 1000 lbs), apply a lower drive voltage and reduce the resistance of the feedback resistor ($1k\Omega$ min.). See the <u>sample drive circuit</u> below.

High-Temperature FlexiForce Sensors

The High-Temperature HT201 sensor is available in the following force ranges* (as tested with the <u>sample drive circuit</u>).


- Sensor HT201-L Low: 0-30lb (133N) force range
- Sensor HT201-H High: 0-100lb (445N) force range

* In order to measure forces outside specified ranges, use <u>recommended circuit</u> and adjust drive voltage and/or reference resistance

APPLICATION

There are many ways to integrate the *FlexiForce* sensor into an application. One way is to incorporate it into a force-to-voltage circuit. A means of calibration must then be established to convert the output into the appropriate engineering units. Depending on the setup, an adjustment could then be done to increase or decrease the sensitivity of the sensor.

An example circuit is shown below. In this case, it is driven by a -5 V DC excitation voltage. This circuit uses an inverting operational amplifier arrangement to produce an analog output based on the sensor resistance and a fixed reference resistance (R_F). An analog-to-digital converter can be used to change this voltage to a digital output. In this circuit, the sensitivity of the sensor could be adjusted by changing the reference resistance (R_F) and/or drive voltage (VT); a lower reference resistance and/or drive voltage will make the sensor less sensitive, and increase its active force range.



In the circuit shown, the dynamic force range of the sensor can be adjusted by changing the reference resistor (R_F) or by changing the Drive Voltage (V_O) . Refer to the Saturation section for additional information.



SENSOR LOADING CONSIDERATIONS

The following general sensor loading guidelines can be applied to most applications, and will help you achieve the most accurate results from your tests. It is important that you read the *Sensor Performance Characteristics* section for further information on how to get the most accurate results from your sensor readings.

SENSOR LOADING

The entire sensing area of the *FlexiForce* sensor is treated as a single contact point. For this reason, the applied load should be distributed evenly across the sensing area to ensure accurate and repeatable force readings. Readings may vary slightly if the load distribution changes over the sensing area.

Note that the sensing area is the silver circle on the top of the sensor only.

It is also important that the sensor be loaded consistently, or in the same way each time.

If the footprint of the applied load is smaller than the sensing area, the load should not be placed near the edges of the sensing area, to ensure an even load distribution.

It is also important to ensure that the sensing area is the entire load path, and that the load is not supported by the area outside of the sensing area.

If the footprint of the applied load is larger than the sensing area, it may be necessary to use a "puck." A puck is a piece of rigid material (smaller than the sensing area) that is placed on the sensing area to ensure that the entire load path goes through this area. The puck must not touch any of the edges of the sensing area, or these edges may support some of the load and give an erroneous reading.

The *FlexiForce* sensor reads forces that are perpendicular to the sensor plane. Applications that impart "shear" forces could reduce the life of the sensor. If the application will place a "shear" force on the sensor, it should be protected by covering it with a more resilient material.

If it is necessary to mount the sensor to a surface, it is recommended that you use tape, when possible. Adhesives may also be used, but make sure that the adhesive will not degrade the substrate (polyester) material of the sensor before using it in an application. Adhesives should not be applied to the sensing area; however, if it is necessary, ensure that the adhesive is spread evenly. Otherwise, any high spots may appear as load on the sensor.

SATURATION

The **Saturation** force is the point at which the device output no longer varies with applied force. The saturation force of each sensor is based on the maximum recommended force specified by Tekscan, which is printed on the system packaging or the actual sensor, along with the "Sensitivity."

The saturation value is based on using the circuit and the values shown in the example circuit in the '<u>Application</u>' section. In this example, the saturation force (maximum force) of each sensor is related to the RF (reference resistance), and can be altered by changing the sensitivity. The sensitivity of the sensor would be adjusted by changing the reference resistance (RF); a lower reference resistance will make the system less sensitive, and increase its active force range.

It is essential that the sensor(s) do not become saturated during testing.

CONDITIONING SENSORS

Exercising, or **Conditioning** a sensor before calibration and testing is essential in achieving accurate results. It helps to lessen the effects of <u>drift</u> and <u>hysteresis</u>. Conditioning is required for new sensors, and for sensors that have not been used for a length of time.

To condition a sensor, place 110% of the test weight on the sensor, allow the sensor to stabilize, and then remove the weight. Repeat this process four or five times. The interface between the sensor and the test subject material should be the same during conditioning as during <u>calibration</u> and actual testing.


IMPORTANT! Sensors must be properly conditioned prior to calibration and use.





CALIBRATION

Calibration is the method by which the sensor's electrical output is related to an actual engineering unit, such as pounds or Newtons. To calibrate, apply a known force to the sensor, and equate the sensor resistance output to this force. Repeat this step with a number of known forces that approximate the load range to be used in testing. Plot **Force** versus **Conductance** (1/R). A linear interpolation can then be done between zero load and the known calibration loads, to determine the actual force range that matches the sensor output range.



CALIBRATION GUIDELINES

The following guidelines should be considered when calibrating a sensor:

- Apply a calibration load that approximates the load to be applied during system use, using dead weights or a testing device (such as an *MTS* or *Instron*). If you intend to use a "puck" during testing, also use it when calibrating the sensor. See <u>Sensor Loading</u> <u>Considerations</u> for more information on using a puck.
- Avoid loading the sensor to near saturation when calibrating. If the sensor saturates at a lower load than desired, adjust the "Sensitivity."
- Distribute the applied load evenly across the sensing area to ensure accurate force readings. Readings may vary slightly if the load distribution changes over the sensing area.
- Sensors should be calibrated at the same temperature for which testing will occur. This is especially important for High-Temp Sensors, as these sensors have a wide operating temperature range. If multiple temperatures are used during testing, calibrate the sensors at those same multiple temperatures.

Note: Read the <u>Sensor Performance Characteristics</u> section before performing a Calibration.



SENSOR PERFORMANCE CHARACTERISTICS

There are a number of characteristics of sensors, which can affect your results. This section contains a description of each of these conditions, and recommendations on how to lessen their effects.

REPEATABILITY

Repeatability is the ability of the sensor to respond in the same way to a repeatedly applied force. As with most measurement devices, it is customary to exercise, or "condition" a sensor before calibrating it or using it for measurement. This is done to reduce the amount of change in the sensor response due to repeated loading and unloading. A sensor is conditioned by loading it to 110% of the test weight four or five times. Follow the full procedure in the <u>Conditioning</u> <u>Sensors</u> section.

LINEARITY

Linearity refers to the sensor's response (digital output) to the applied load, over the range of the sensor. This response should ideally be linear; and any non-linearity of the sensor is the amount that its output deviates from this line. A calibration is performed to "linearize" this output as much as possible. *FlexiForce* standard sensors are linear within +/- 3%. *FlexiForce* High-Temperature sensors have a linearity that is 1.2% of full scale.

HYSTERESIS

Hysteresis is the difference in the sensor output response during loading and unloading, at the same force. For static forces, and applications in which force is only increased, and not decreased, the effects of hysteresis are minimal. If an application includes load decreases, as well as increases, there may be error introduced by hysteresis that is not accounted for by calibration.

DRIFT

Drift is the change in sensor output when a constant force is applied over a period of time. If the sensor is kept under a constant load, the resistance of the sensor will continually decrease, and the output will gradually increase. It is important to take drift into account when calibrating the sensor, so that its effects can be minimized. The simplest way to accomplish this is to perform the sensor calibration in a time frame similar to that which will be used in the application.

TEMPERATURE SENSITIVITY

In general, your results will vary if you combine high loads on the sensor with high temperatures.

To ensure accuracy, calibrate the sensor at the temperature at which it will be used in the application. If the sensor is being used at different temperatures, perform a calibration at each of these temperatures, save the calibration files, then load the appropriate calibration file when using the sensor at that temperature.

SENSOR LIFE / DURABILITY

Sensor life depends on the application in which it is used. Sensors are reusable, unless used in applications in which they are subjected to severe conditions, such as against sharp edges, or shear forces. *FlexiForce* sensors have been successfully tested at over one million load cycles using a 50 lb. force.

Rough handling of a sensor will also shorten its useful life. For example, a sensor that is repeatedly installed in a flanged joint will have a shorter life than a sensor installed in the same joint once and used to monitor loads over a prolonged period. After each installation, visually inspect your sensors for physical damage.

It is also important to keep the sensing area of the sensor clean. Any deposits on this area will create uneven loading, and will cause saturation to occur at lower applied forces.



SENSOR PROPERTIES

STANDARD FLEXIFORCE SENSOR (MODEL A201)

Sensor Properties

Sensor Properties	
Thickness	0.008 (0.208 mm)
	8" (203 mm)
Length	6" (152 mm)
Lengui	4" (102 mm)
	2" (51 mm)
Width	0.55" (14 mm)
Sensing Area	0.375" (9.53 mm) diameter
Connector	3-pin male square pin (center pin is inactive)
Typical Performance	
	0-1 lb (4.4 N)
Force Ranges	0-25 lbs (110 N)
	0-100 lbs (440 N)*
Operating Temperature Range	15°F to 140°F (-9°C to 60°C)
Linearity (Error)	+/- 3%
Repeatability	+/- 2.5% of full scale (conditioned sensor, 80% force applied)
Hysteresis	<4.5% of full scale (conditioned sensor, 80% force applied)
Drift	<5% per logarithmic time scale (constant load of 90% sensor rating)
Response Time	<5 microseconds
Output Change/Degree F	Up to 0.2% (~0.36% / °C).
Output Change/Degree F	Loads <10 lbs, operating temperature can be increased to 165°F (74°C).

HIGH-TEMPERATURE FLEXIFORCE SENSOR (MODEL HT201)

Sensor Properties	
Thickness	0.008" (0.203 mm)
Length	7.75" (197 mm)
	Optional: 6" (152 mm)
	<i>Trimmed:</i> 4" (102 mm)
	Lengths: 2" (51 mm)
Width	0.55" (14 mm)
Sensing Area	0.375" (9.53 mm) diameter
Connector	3-pin Male Square Pin (center pin is inactive)
Substrate	Polyimide (ex: Kapton)
Typical Performance	
Force Ranges	0-30 lbs (133N)
-	0-100 lbs (445N)
Operating Temperature Range	15°F to 400°F (-9°C to 204°C)
Repeatability	+/- 3.5% of full scale
Linearity	+/- 1.2% of full scale
Hysteresis	3.6% of full scale
Drift	3.3% per log time
Output Change/Degree F	0.16%





INA121

FET-Input, Low Power INSTRUMENTATION AMPLIFIER

FEATURES

- LOW BIAS CURRENT: ±4pA
- LOW QUIESCENT CURRENT: ±450µA
- LOW INPUT OFFSET VOLTAGE: ±200μV
- LOW INPUT OFFSET DRIFT: ±2µV/°C
- LOW INPUT NOISE: 20nV/√Hz at f = 1kHz (G =100)
- HIGH CMR: 106dB
- WIDE SUPPLY RANGE: ±2.25V to ±18V
- LOW NONLINEARITY ERROR: 0.001% max
- INPUT PROTECTION TO ±40V
- 8-PIN DIP AND SO-8 SURFACE MOUNT

APPLICATIONS

- LOW-LEVEL TRANSDUCER AMPLIFIERS Bridge, RTD, Thermocouple
- PHYSIOLOGICAL AMPLIFIERS ECG, EEG, EMG, Respiratory
- HIGH IMPEDANCE TRANSDUCERS
- CAPACITIVE SENSORS
- MULTI-CHANNEL DATA ACQUISITION
- PORTABLE, BATTERY OPERATED SYSTEMS
- GENERAL PURPOSE INSTRUMENTATION


DESCRIPTION

The INA121 is a FET-input, low power instrumentation amplifier offering excellent accuracy. Its versatile three-op amp design and very small size make it ideal for a variety of general purpose applications. Low bias current (±4pA) allows use with high impedance sources.

Gain can be set from 1V to 10,000V/V with a single external resistor. Internal input protection can withstand up to $\pm 40V$ without damage.

The INA121 is laser-trimmed for very low offset voltage ($\pm 200\mu$ V), low offset drift ($\pm 2\mu$ V/°C), and high common-mode rejection (106dB at G = 100). It operates on power supplies as low as ± 2.25 V (+4.5V), allowing use in battery operated and single 5V systems. Quiescent current is only 450µA.

Package options include 8-pin plastic DIP and SO-8 surface mount. All are specified for the -40° C to $+85^{\circ}$ C industrial temperature range.



V+

International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111 • Twx: 910-952-1111 Internet: http://www.burr-brown.com/ • FAXLine: (800) 548-6133 (US/Canada Only) • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

Burr-Brown Corporation

Tesis publicada con autorización del autor No olvide citar esta tesis

SPECIFICATIONS: $V_S = \pm 15V$


At T_{A} = +25°C, V_{S} = $\pm 15V,~R_{L}$ = 10k\Omega, and IA reference = 0V, unless otherwise noted.

		INA121P, U						
PARAMETER	CONDITIONS	MIN	ТҮР	MAX	MIN	TYP	MAX	UNITS
INPUT Offset Voltage, RTI vs Temperature vs Power Supply Long-Term Stability	$V_{\rm S}$ = ±2.25V to ±18V		±200±200/G ±2±2/G ±5±20/G ±0.5	±500±500/G ±5±20/G ±50±150/G		±300±200/G * *	±1000±1000/G ±15±20/G *	μV μV/°C μV/V μV/mo
Impedance, Differential Common-Mode	$V_0 = 0V$		10 ¹² 1 10 ¹² 12			* *		Ω pF Ω pF
Input Voltage Range Safe Input Voltage Common-Mode Rejection	V _{CM} = -12.5V to 13.5V	See	Fext and Typical	±40		*	*	V
	G = 1 G = 10 G = 100 G = 1000 G = 1000	78 91 96	86 100 106 106		72 85 90	* * * *		dB dB dB dB
BIAS CURRENT vs Temperature Offset Current	$V_{CM} = 0V$	s	±4 See Typical Curv ±0.5	±50 /e		* * *	*	рА pA
vs Temperature		S	See Typical Curv	/e		*		
NOISE, RTI Voltage Noise: f = 10Hz f = 100Hz f = 1kHz f = 0.1Hz to 10Hz Current Noise: f = 1kHz	$R_{S} = 0\Omega$ G = 100 G = 100 G = 100 G = 100	1.6	30 21 20 1 1	<i>1</i> 83		* * * * * *		nV/√Hz nV/√Hz nV/√Hz μVp-p fA/√Hz
GAIN Gain Equation Range of Gain		1	1 + (50kΩ/R _G)	10,000	*	*	*	V/V V/V
Gain Error	$V_0 = -14V \text{ to } 13.5V$ G = 1 G = 10 G = 100 G = 1000		±0.01 ±0.03 ±0.05 ±0.5	±0.05 ±0.4 ±0.5	Ş	* * * *	±0.1 ±0.5 ±0.7	% % %
Gain vs Temperature ⁽¹⁾	G = 1 G > 1		±1 ±25	±10 ±100	0 1	*	*	ppm/°C ppm/°C
Nonlinearity	$V_0 = -14V$ to 13.5V G = 1 G = 10 G = 100 G = 1000	~	± 0.0002 ± 0.0015 ± 0.0015 ± 0.002	±0.001 ±0.005 ±0.005	7	* * * *	±0.002 ±0.008 ±0.008	% of FSR % of FSR % of FSR % of FSR
OUTPUT Voltage: Positive Negative Negative Capacitance Load Drive Short-Circuit Current	$\begin{array}{l} R_L = 100 k\Omega \\ R_L = 100 k\Omega \\ R_L = 10 k\Omega \\ R_L = 10 k\Omega \end{array}$	(V+)-1.5 (V-)+1	(V+)-0.9 (V-)+0.15 (V+)-0.9 (V-)+0.25 1000 ±14	X	* *	* * * * * * *		V V V pF mA
FREQUENCY RESPONSE Bandwidth, –3dB	G = 1 G = 10 G = 100 G = 1000		600 300 50 5			* * *		kHz kHz kHz kHz
Slew Rate Settling Time, 0.01% Overload Recovery	$V_0 = \pm 10V, G \le 10$ G = 1 to 10 G = 100 G = 1000 50% Input Overload		0.7 20 35 260 5			* * * * *		V/μs μs μs μs μs
POWER SUPPLY Voltage Range Quiescent Current	$I_{\rm O} = 0 V$	±2.25	±15 ±450	±18 ±525	*	*	*	ν μΑ
TEMPERATURE RANGE Specification Operating Storage		40 55 55		85 125 125	* * *		* * *	°C °C °C
Thermal Resistance, θ _{JA} 8-Lead DIP SO-8 Surface Mount			100 150			* *		°C/W °C/W

* Specification same as INA121P, U.

NOTE: (1) Temperature coefficient of the "Internal Resistor" in the gain equation. Does not include TCR of gain-setting resistor, R_G.

PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Supply Voltage	±18V
Analog Input Voltage Range	
Output Short-Circuit (to ground)	Continuous
Operating Temperature	55°C to +125°C
Storage Temperature	55°C to +125°C
Junction Temperature	+150°C
Lead Temperature (soldering, 10s)	+300°C

NOTE: (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability.

PACKAGE/ORDERING INFORMATION

ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER(1)	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER(2)	TRANSPORT MEDIA
Single	1 2 1 1					
INA121P	8-Pin DIP	006	-40°C to +85°C	INA121P	INA121P	Rails
INA121PA	8-Pin DIP	006	-40°C to +85°C	INA121PA	INA121PA	Rails
INA121U	SO-8 Surface-Mount	182	-40°C to +85°C	INA121U	INA121U	Rails
		"		"	INA121U/2K5	Tape and Reel
INA121UA	SO-8 Surface-Mount	182	-40°C to +85°C	INA121UA	INA121UA	Rails
		"		"	INA121UA/2K5	Tape and Reel


NOTES: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book. (2) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /2K5 indicates 2500 devices per reel). Ordering 2500 pieces of "INA121U/2K5" will get a single 2500-piece Tape and Reel. For detailed Tape and Reel mechanical information, refer to Appendix B of Burr-Brown IC Data Book.


The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.




TYPICAL PERFORMANCE CURVES

At T_{A} = +25°C, V_{S} = $\pm 15V,$ unless otherwise noted.








POSITIVE POWER SUPPLY REJECTION vs FREQUENCY



NEGATIVE POWER SUPPLY REJECTION vs FREQUENCY









Tesis publicada con autorización del autor No olvide citar esta tesis


BURR BROWN®


At T_A = +25°C, V_S = \pm 15V, unless otherwise noted.




At T_{A} = +25°C, V_{S} = $\pm 15V,$ unless otherwise noted.









INPUT OFFSET VOLTAGE DRIFT PRODUCTION DISTRIBUTION








Tesis publicada con autorización del autor No olvide citar esta tesis

BURR BROWN®

At T_{A} = +25°C, V_{S} = ±15V, unless otherwise noted.





APPLICATION INFORMATION

Figure 1 shows the basic connections required for operation of the INA121. Applications with noisy or high impedance power supplies may require decoupling capacitors close to the device pins as shown.

The output is referred to the output reference (Ref) terminal which is normally grounded. This must be a low-impedance connection to assure good common-mode rejection. A resistance of 8Ω in series with the Ref pin will cause a typical device to degrade to approximately 80dB CMR (G = 1).

SETTING THE GAIN

Gain of the INA121 is set by connecting a single external resistor, R_G , connected between pins 1 and 8:

$$G = 1 + \frac{50k\Omega}{R_G}$$
(1)

Commonly used gains and resistor values are shown in Figure 1.

The 50k Ω term in Equation 1 comes from the sum of the two internal feedback resistors of A₁ and A₂. These on-chip metal film resistors are laser trimmed to accurate absolute values. The accuracy and temperature coefficient of these resistors are included in the gain accuracy and drift specifications of the INA121.

The stability and temperature drift of the external gain setting resistor, R_G , also affects gain. R_G 's contribution to gain accuracy and drift can be directly inferred from the gain equation (1). Low resistor values required for high gain can make wiring resistance important. Sockets add to the wiring resistance which will contribute additional gain error (possibly an unstable gain error) in gains of approximately 100 or greater.

DYNAMIC PERFORMANCE

The typical performance curve "Gain vs Frequency" shows that, despite its low quiescent current, the INA121 achieves wide bandwidth, even at high gain. This is due to the current-feedback topology of the INA121. Settling time also remains excellent at high gain.




FIGURE 1. Basic Connections.

BURR - BROWN®

The INA121 provides excellent rejection of high frequency common-mode signals. The typical performance curve, "Common-Mode Rejection vs Frequency" shows this behavior. If the inputs are not properly balanced, however, common-mode signals can be converted to differential signals. Run the V_{IN}^+ and V_{IN}^- connections directly adjacent each other, from the source signal all the way to the input pins. If possible use a ground plane under both input traces. Avoid running other potentially noisy lines near the inputs.

NOISE AND ACCURACY PERFORMANCE

The INA121's FET input circuitry provides low input bias current and high speed. It achieves lower noise and higher accuracy with high impedance sources. With source impedances of $2k\Omega$ to $50k\Omega$ the INA114, INA128, or INA129 may provide lower offset voltage and drift. For very low source impedance ($\leq 1k\Omega$), the INA103 may provide improved accuracy and lower noise. At very high source impedances (> $1M\Omega$) the INA116 is recommended.

OFFSET TRIMMING

The INA121 is laser trimmed for low offset voltage and drift. Most applications require no external offset adjustment. Figure 2 shows an optional circuit for trimming the output offset voltage. The voltage applied to Ref terminal is summed at the output. The op amp buffer provides low impedance at the Ref terminal to preserve good commonmode rejection. Trim circuits with higher source impedance should be buffered with an op amp follower circuit to assure low impedance on the Ref pin.




FIGURE 2. Optional Trimming of Output Offset Voltage.

INPUT BIAS CURRENT RETURN PATH

The input impedance of the INA121 is extremely high approximately $10^{12}\Omega$. However, a path must be provided for the input bias current of both inputs. This input bias current is typically 4pA. High input impedance means that this input bias current changes very little with varying input voltage. Input circuitry must provide a path for this input bias current if the INA121 is to operate properly. Figure 3 shows various provisions for an input bias current path. Without a bias current return path, the inputs will float to a potential which exceeds the common-mode range of the INA121 and the input amplifiers will saturate.

If the differential source resistance is low, the bias current return path can be connected to one input (see the thermocouple example in Figure 3). With higher source impedance, using two resistors provides a balanced input with possible advantages of lower input offset voltage due to bias current and better high-frequency common-mode rejection.




FIGURE 3. Providing an Input Common-Mode Current Path.

INPUT COMMON-MODE RANGE

The linear input voltage range of the input circuitry of the INA121 is from approximately 1.2V below the positive supply voltage to 2.1V above the negative supply. A differential input voltage causes the output voltage to increase. The linear input range, however, will be limited by the output voltage swing of amplifiers A_1 and A_2 . So the linear common-mode input range is related to the output voltage of the complete amplifier. This behavior also depends on supply voltage—see typical performance curve "Input Common-Mode Range vs Output Voltage".



A combination of common-mode and differential input voltage can cause the output of A_1 or A_2 to saturate. Figure 4 shows the output voltage swing of A_1 and A_2 expressed in terms of a common-mode and differential input voltages. For applications where input common-mode range must be maximized, limit the output voltage swing by connecting the INA121 in a lower gain (see performance curve "Input Common-Mode Voltage Range vs Output Voltage"). If necessary, add gain after the INA121 to increase the voltage swing.

Input-overload can produce an output voltage that appears normal. For example, if an input overload condition drives both input amplifiers to their positive output swing limit, the difference voltage measured by the output amplifier will be near zero. The output of A_3 will be near 0V even though both inputs are overloaded.

LOW VOLTAGE OPERATION

The INA121 can be operated on power supplies as low as ± 2.25 V. Performance remains excellent with power supplies ranging from ± 2.25 V to ± 18 V. Most parameters vary only slightly throughout this supply voltage range—see typical

performance curves. Operation at very low supply voltage requires careful attention to assure that the input voltages remain within their linear range. Voltage swing requirements of internal nodes limit the input common-mode range with low power supply voltage. Typical performance curves, "Input Common-Mode Range vs Output Voltage" show the range of linear operation for $\pm 15V$, $\pm 5V$, and $\pm 2.5V$ supplies.

INPUT FILTERING

The INA121's FET input allows use of an R/C input filter without creating large offsets due to input bias current. Figure 5 shows proper implementation of this input filter to preserve the INA121's excellent high frequency commonmode rejection. Mismatch of the common-mode input time constant (R_1C_1 and R_2C_2), either from stray capacitance or mismatched values, causes a high frequency common-mode signal to be converted to a differential signal. This degrades common-mode rejection. The differential input capacitor, C_3 , reduces the bandwidth and mitigates the effects of mismatch in C_1 and C_2 . Make C_3 much larger than C_1 and C_2 . If properly matched, C_1 and C_2 also improve ac CMR.




FIGURE 4. Voltage Swing of A₁ and A₂.




FIGURE 5. Input Low-Pass Filter.

BURR - BROWN®




FIGURE 6. Bridge Transducer Amplifier.




FIGURE 7. High-Pass Input Filter.




FIGURE 8. Galvanically Isolated Instrumentation Amplifier.




FIGURE 9. AC-Coupled Instrumentation Amplifier.




FIGURE 10. Voltage Controlled Current Source.




FIGURE 11. Capacitive Bridge Transducer Circuit.






FIGURE 12. Multiplexed-Input Data Acquisition System.




FIGURE 13. Shield Driver Circuit.




FIGURE 14. ECG Amplifier With Right-Leg Drive.

BURR BROWN®






INA122

Single Supply, *Micro*Power INSTRUMENTATION AMPLIFIER

FEATURES

- LOW QUIESCENT CURRENT: 60µA
- WIDE POWER SUPPLY RANGE Single Supply: 2.2V to 36V Dual Supply: -0.9/+1.3V to ±18V
- COMMON-MODE RANGE TO (V–)–0.1V
- RAIL-TO-RAIL OUTPUT SWING
- LOW OFFSET VOLTAGE: 250µV max
- LOW OFFSET DRIFT: 3µV/°C max
- LOW NOISE: 60nV/√Hz
- LOW INPUT BIAS CURRENT: 25nA max
- 8-PIN DIP AND SO-8 SURFACE-MOUNT



APPLICATIONS

- PORTABLE, BATTERY OPERATED SYSTEMS
- INDUSTRIAL SENSOR AMPLIFIER: Bridge, RTD, Thermocouple
- PHYSIOLOGICAL AMPLIFIER: ECG, EEG, EMG
- MULTI-CHANNEL DATA ACQUISITION

DESCRIPTION

The INA122 is a precision instrumentation amplifier for accurate, low noise differential signal acquisition. Its two-op-amp design provides excellent performance with very low quiescent current, and is ideal for portable instrumentation and data acquisition systems.

The INA122 can be operated with single power supplies from 2.2V to 36V and quiescent current is a mere 60μ A. It can also be operated from dual supplies. By utilizing an input level-shift network, input common-mode range extends to 0.1V below negative rail (single supply ground).

A single external resistor sets gain from 5V/V to 10000V/V. Laser trimming provides very low offset voltage ($250\mu V$ max), offset voltage drift ($3\mu V/^{\circ}C$ max) and excellent common-mode rejection.

Package options include 8-pin plastic DIP and SO-8 surface-mount packages. Both are specified for the -40° C to $+85^{\circ}$ C extended industrial temperature range.

International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Bivd., Tucson, AZ 85706 • Tel: (520) 746-1111 • Twx: 910-952-1111 Internet: http://www.burr-brown.com/ • FAXLine: (800) 548-6133 (US/Canada Only) • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

SPECIFICATIONS

At T_A = +25°C, V_S = +5V, R_L = 20k Ω connected to V_S/2, unless otherwise noted.


		INA122P, U		INA122PA, UA				
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	ТҮР	MAX	UNITS
INPUT								
Offset Voltage, RTI			±100	±250		±150	±500	μV
vs Temperature			±1	±3		*	±5	μV/°C
vs Power Supply (PSRR)	$V_{S} = +2.2V$ to $+36V$		10	30		*	100	μV/V
Input Impedance			10 ¹⁰ 3			*		Ω pF
Safe Input Voltage	R _S = 0	(V–)–0.3		(V+)+0.3	*		*	V
eare input voltage	$R_s = 10k\Omega$	(V-)-40		(V+)+40	*		*	v
Common-Mode Voltage Range		0		3.4	*		*	v
Common-Mode Rejection	$V_{CM} = 0V$ to 3.4V	83	96	0.1	76	90		dB
INPUT BIAS CURRENT			-10	-25		*	-50	nA
vs Temperature			-10 ±40	-25		*	-50	pA/°C
Offset Current			±1	±2		*	±5	nA
vs Temperature			±40	12		*	10	
								pA/°C
GAIN			G = 5 to 10			*		V/V
Gain Equation		G =	= 5 + 200kΩ	-		*		V/V
Gain Error	G = 5		±0.05	±0.1		*	±0.15	%
vs Temperature	G = 5		5	10		*	*	ppm/°C
Gain Error	G = 100	_	±0.3	±0.5		*	±1	%
vs Temperature	G = 100		±25	±100		*	*	ppm/°C
Nonlinearity	$G = 100, V_0 = -14.85V \text{ to } +14.9V$		±0.005	±0.012		*	±0.024	%
NOISE (RTI)					100			
Voltage Noise, f = 1kHz			60		1.00	*		nV/√Hz
f = 100Hz		1	100		1 de 1	*		nV/√Hz
f = 10Hz	A CONTRACTOR OF A CONTRACTOR O	· · · · ·	110		<u> </u>	*		nV/√Hz
$f_B = 0.1Hz$ to $10Hz$	-		2		-	*		μVp-p
Current Noise, f = 1kHz			80		1.1	*		fA/√Hz
$f_B = 0.1Hz$ to 10Hz		initian -	2		1000	*		рАр-р
OUTPUT				100	1.0			
Voltage, Positive	$V_s = \pm 15V$	(V+)-0.1	(V+)-0.05		*	*		V
Negative	$V_S = \pm 15V$	(V–)+0.15	(V–)+0.1		*	*		V
Short-Circuit Current	Short-Circuit to Ground		+3/-30		10000	*		mA
Capacitive Load Drive			1			*		nF
FREQUENCY RESPONSE								
Bandwidth, –3dB	G = 5		120	10 C 1		*		kHz
	G = 100		5			*		kHz
	G = 500	_	0.9			*		kHz
Slew Rate		10 C	+0.08/-0.16			*		V/µs
Settling Time, 0.01%	G = 5		350		× .	*		μs
0	G = 100		450			*		μs
	G = 500		1.8			*		ms
Overload Recovery	50% Input Overload		3			*		μs
POWER SUPPLY								
Voltage Range, Single Supply		+2.2	+5	+36	*	*	*	v
Dual Supplies		-0.9/+1.3		±18	*	*	*	v
Current	I _O = 0	0.0/11.0	60	85		*	*	μA
	10 - 0					r r	The second secon	μΛ
TEMPERATURE RANGE		40		105	V-		×-	
Specification		-40		+85	*		*	°C
Operation		-55		+85	*		*	°C
Storage		-55		+125	*		*	°C
Thermal Resistance, θ_{JA}			450					
8-Pin DIP			150			*		°C/W
SO-8 Surface-Mount			150			*		°C/W

* Specification same as INA122P, INA122U.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Supply Voltage, V+ to V	
Signal Input Terminals, Voltage ⁽²⁾	
	5mA
Output Short Circuit	
Operating Temperature	
Storage Temperature	55°C to +125°C
Lead Temperature (soldering, 10s)	+300°C

NOTES: (1) Stresses above these ratings may cause permanent damage. (2) Input terminals are internally diode-clamped to the power supply rails. Input signals that can exceed the supply rails by more than 0.3V should be current-limited to 5mA or less.

PACKAGE INFORMATION

PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾
INA122PA	8-Pin DIP	006
INA122P	8-Pin DIP	006
INA122UA	SO-8 Surface Mount	182
INA122U	SO-8 Surface Mount	182

NOTE: (1) For detailed drawing and dimension table, see end of data sheet, or Appendix C of Burr-Brown IC Data Book.

ELECTROSTATIC DISCHARGE SENSITIVITY


This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.




TYPICAL PERFORMANCE CURVES

At $T_A = +25^{\circ}C$ and $V_S = \pm 5V$, unless otherwise noted.





POSITIVE POWER SUPPLY REJECTION vs FREQUENCY



INPUT COMMON-MODE RANGE

vs OUTPUT VOLTAGE, $V_S = \pm 15V$, G = 5

-15V

Limited by A2 output swing—see text

0

Output Voltage (V)

+ Į

Ŧ,

 $V_{D/2}$

V_{D/2}

-5

0 |+15V


-o V_c


Ref

5

10

NEGATIVE POWER SUPPLY REJECTION vs FREQUENCY





BB Tesis publicada con autorización del autor No olvide citar esta tesis

-10

15

10

5

0

-5

-10


-15


BURR - BROWN®


-15

Common-Mode Voltage (V)


At T_A = +25°C and V_S = \pm 5V, unless otherwise noted.





















At T_A = +25°C and V_S = $\pm 5V$, unless otherwise noted.



Tesis publicada con autorización del autor No olvide citar esta tesis

6

APPLICATION INFORMATION

Figure 1 shows the basic connections required for operation of the INA122. Applications with noisy or high impedance power supplies may require decoupling capacitors close to the device pins.

The output is referred to the output reference (Ref) terminal which is normally grounded. This must be a low-impedance connection to ensure good common-mode rejection. A resistance of 10Ω in series with the Ref pin will cause a typical device to degrade to approximately 80dB CMR.

SETTING THE GAIN

Gain of the INA122 is set by connecting a single external resistor, R_{G} , as shown:

$$G = 5 + \frac{200k\Omega}{R_G}$$
(1)

Commonly used gains and R_G resistor values are shown in Figure 1.

The $200k\Omega$ term in equation 1 comes from the internal metal film resistors which are laser trimmed to accurate absolute values. The accuracy and temperature coefficient of these resistors are included in the gain accuracy and drift specifications of the INA122.

The stability and temperature drift of the external gain setting resistor, R_G , also affects gain. R_G 's contribution to gain accuracy and drift can be directly inferred from the gain equation (1).

OFFSET TRIMMING

The INA122 is laser trimmed for low offset voltage and offset voltage drift. Most applications require no external

offset adjustment. Figure 2 shows an optional circuit for trimming the output offset voltage. The voltage applied to the Ref terminal is added to the output signal. An op amp buffer is used to provide low impedance at the Ref terminal to preserve good common-mode rejection.




FIGURE 2. Optional Trimming of Output Offset Voltage.

INPUT BIAS CURRENT RETURN PATH

The input impedance of the INA122 is extremely high approximately $10^{10}\Omega$. However, a path must be provided for the input bias current of both inputs. This input bias current is approximately -10nA (current flows out of the input terminals). High input impedance means that this input bias current changes very little with varying input voltage.




FIGURE 1. Basic Connections.

Input circuitry must provide a path for this input bias current for proper operation. Figure 3 shows various provisions for an input bias current path. Without a bias current path, the inputs will float to a potential which exceeds the common-mode range of the INA122 and the input amplifiers will saturate.

If the differential source resistance is low, the bias current return path can be connected to one input (see the thermocouple example in Figure 3). With higher source impedance, using two equal resistors provides a balanced input with possible advantages of lower input offset voltage due to bias current and better high-frequency common-mode rejection.




FIGURE 3. Providing an Input Common-Mode Current Path.

INPUT PROTECTION

The inputs of the INA122 are protected with internal diodes connected to the power supply rails (Figure 4). These diodes will clamp the applied signal to prevent it from damaging the input circuitry. If the input signal voltage can exceed the power supplies by more than 0.3V, the input signal current should be limited to less than 5mA to protect the internal clamp diodes. This can generally be done with a series input resistor. Some signal sources are inherently current-limited and do not require limiting resistors.

INPUT COMMON-MODE RANGE

The common-mode range for some common operating conditions is shown in the typical performance curves. The INA122 can operate over a wide range of power supply and V_{REF} configurations, making it impractical to provide a comprehensive guide to common-mode range limits for all possible conditions. The most commonly overlooked overload condition occurs by attempting to exceed the output swing of A₂, an internal circuit node that cannot be measured. Calculating the expected voltages at A₂'s output (see equation in Figure 4) provides a check for the most common overload conditions.

The design of A_1 and A_2 are identical and their outputs can swing to within approximately 100mV of the power supply rails, depending on load conditions. When A_2 's output is saturated, A_1 can still be in linear operation, responding to changes in the non-inverting input voltage. This may give the appearance of linear operation but the output voltage is invalid.

A single supply instrumentation amplifier has special design considerations. Using commonly available single-supply op amps to implement the two-op amp topology will not yield equivalent performance. For example, consider the condition where both inputs of common single-supply op amps are




FIGURE 4. INA122 Simplified Circuit Diagram.

Tesis publicada con autorización del autor No olvide citar esta tesis equal to 0V. The outputs of both A_1 and A_2 must be 0V. But any small positive voltage applied to V_{IN}^+ requires that A_2 's output must swing below 0V, which is clearly impossible without a negative power supply.

To achieve common-mode range that extends to singlesupply ground, the INA122 uses precision level-shifting buffers on its inputs. This shifts both inputs by approximately +0.5V, and through the feedback network, shifts A_2 's output by approximately +0.6V. With both inputs and V_{REF} at single-supply, A_2 's output is well within its linear range. A positive V_{IN}^+ causes A_2 's output to swing below 0.6V.

As a result of this input level-shifting, the voltages at pin 1 and pin 8 are not equal to their respective input terminal voltages (pins 2 and 3). For most applications, this is not important since only the gain-setting resistor connects to these pins.

LOW VOLTAGE OPERATION

The INA122 can be operated on a single power supply as low as +2.2V (or a total of +2.2V on dual supplies). Performance remains excellent throughout the power supply range up to +36V (or $\pm 18V$). Most parameters vary only slightly throughout this supply voltage range—see typical performance curves.

Operation at very low supply voltage requires careful attention to ensure that the common-mode voltage remains within its linear range.

LOW QUIESCENT CURRENT OPERATION

The INA122 maintains its low quiescent current (60 μ A) while the output is within linear operation (up to 200mV from the supply rails). When the input creates a condition that overdrives the output into saturation, quiescent current increases. With V_O overdriven into the positive rail, the quiescent current increases to approximately 400 μ A. Likewise, with V_O overdriven into the negative rail (single supply ground) the quiescent current increases to approximately 200 μ A.

OUTPUT CURRENT RANGE

Output sourcing and sinking current values versus the output voltage ranges are shown in the typical performance curves. The positive and negative current limits are not equal. Positive output current sourcing will drive moderate to high load impedances. Battery operation normally requires the careful management of power consumption to keep load impedances very high throughout the design.




FIGURE 5. Micropower Single Supply Bridge Amplifier.




FIGURE 6. Single-Supply Current Shunt Measurement.






UA741

GENERAL PURPOSE SINGLE OPERATIONAL AMPLIFIER

- LARGE INPUT VOLTAGE RANGE
- NO LATCH-UP
- HIGH GAIN
- SHORT-CIRCUIT PROTECTION
- NO FREQUENCY COMPENSATION REQUIRED
- SAME PIN CONFIGURATION AS THE UA709



DESCRIPTION

The UA741 is a high performance monolithic operational amplifier constructed on a single silicon chip. It is intented for a wide range of analog applications.


- Summing amplifier
- Voltage follower
- Integrator
- Active filter
- Function generator

The high gain and wide range of operating voltages provide superior performances in integrator, summing amplifier and general feedback applications. The internal compensation network (6dB/octave) insures stability in closed loop circuits.

ORDER CODES

Part	Temperature	Pac	kage
Number	Range	Ν	D
UA741C	0°C, +70°C	•	•
UA741I	-40°C, +105°C	•	•
UA741M -55°C, +125°C		•	•
Example : UA741CN			






- 1 Offset null 1
- 2 Inverting input
- 3 Non-inverting input
- 4 V_{CC}⁻
- 5 Offset null 2
- 6 Output
- 7 V_{CC}⁺
- 8 N.C.

October 1997

SCHEMATIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	UA741M	UA741I	UA741C	Unit
V _{cc}	Supply Voltage	±22		V	
V _{id}	Differential Input Voltage	±30		V	
Vi	Input Voltage	±15		V	
P _{tot}	Power Dissipation	500		mW	
	Output Short-circuit Duration		Infinite		
Toper	Operating Free Air Temperature Range	-55 to +125	-40 to +105	0 to +70	°C
T _{stg}	Storage Temperature Range	-65 to +150	-65 to +150	-65 to +150	°C




2/9

ELECTRICAL CHARACTERISTICS

 $V_{CC} = \pm 15V$, $T_{amb} = +25^{\circ}C$ (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vio	Input Offset Voltage ($R_S \le 10k\Omega$) $T_{amb} = +25^{\circ}C$ $T_{min.} \le T_{amb} \le T_{max.}$		1	5 6	mV
l _{io}	Input Offset Current $T_{amb} = +25^{\circ}C$ $T_{min.} \le T_{amb} \le T_{max.}$		2	30 70	nA
l _{ib}	Input Bias Current $T_{amb} = +25^{\circ}C$ $T_{min.} \le T_{amb} \le T_{max.}$		10	100 200	nA
A _{vd}	Large Signal Voltage Gain * $(V_0 \pm 10V, R_L = 2k\Omega)$ $T_{amb} = +25^{\circ}C$ $T_{min.} \le T_{amb} \le T_{max.}$	50 25	200		V/mV
SVR	$ \begin{array}{l} \text{Supply Voltage Rejection Ratio} \\ (\text{R}_{\text{S}} \leq 10 \text{k}\Omega) \\ \text{T}_{\text{amb}} = +25^{\text{o}}\text{C} \\ \text{T}_{\text{min.}} \leq \text{T}_{\text{amb}} \leq \text{T}_{\text{max.}} \end{array} $	77 77	90		dB
lcc	Supply Current, no load $T_{amb} = +25^{\circ}C$ $T_{min.} \le T_{amb} \le T_{max.}$		1.7	2.8 3.3	mA
Vicm	Input Common Mode Voltage Range T _{amb} = +25 [°] C T _{min.} ≤ T _{amb} ≤ T _{max.}	±12 ±12			V
CMR	$ \begin{array}{l} \mbox{Common-mode Rejection Ratio } (R_S \leq 10 k\Omega) \\ T_{amb} = +25^{\circ} C \\ T_{min.} \leq T_{amb} \leq T_{max.} \end{array} $	70 70	90		dB
I _{OS}	Output Short-circuit Current	10	25	40	mA
±V _{ОРР}	$ \begin{array}{ll} & \text{Output Voltage Swing} \\ & T_{amb} = +25^{\circ}\text{C} & R_L = 10k\Omega \\ & R_L = 2k\Omega \\ & T_{min.} \leq T_{amb} \leq T_{max.} & R_L = 10k\Omega \\ & R_L = 2k\Omega \end{array} $	12 10 12 10	14 13		V
SR	Slew Rate $(V_i = \pm 10V, R_L = 2k\Omega, C_L = 100pF, T_{amb} = 25^{\circ}C, unity gain)$	0.25	0.5		V/µs
tr	Rise Time (V _i = ± 20 mV, R _L = $2k\Omega$, C _L = 100pF, T _{amb} = 25° C, unity gain)		0.3		μs
Kov	Overshoot (V _i = 20mV, R _L = 2k Ω , CL = 100pF, T _{amb} = 25 ^o C, unity gain)		5		%
Rı	Input Resistance	0.3	2		MΩ
GBP	Gain Bandwidth Product (Vi = 10mV, RL = 2k Ω , CL= 100pF, f = 100kHz)	0.7	1		MHz
THD	Total Harmonic Distortion (f = 1kHz, A_V = 20dB, R_L =2k Ω , V_O = 2V _{PP} , C_L = 100pF, T_{amb} = 25 ^o C)		0.06		%
en	Equivalent Input Noise Voltage (f = 1kHz, $R_s = 100\Omega$)		23		<u>nV</u> √Hz
Øm	Phase Margin		50		Degrees






741-08.EPS

SGS-THOMSON

741-09.EPS

4/9

Tesis publicada con autorización del autor No olvide citar esta tesis





741-14.EPS

-THOMSO

741-15.EPS

AT MIC






<u>GS-THOMSON</u>

6/9


Tesis publicada con autorización del autor No olvide citar esta tesis

MEASUREMENT DIAGRAMS


OFFSET VOLTAGE NULL CIRCUIT





CURRENT TO VOLTAGE CONVERTER





POSITIVE VOLTAGE REFERENCE













NEGATIVE VOLTAGE REFERENCE



SGS-THOMSON

PACKAGE MECHANICAL DATA

8 PINS - PLASTIC DIP




Dim	1 C	Millimeters			Inches	
Dim.	Min.	Тур.	Max.	Min.	Тур.	Max.
А		3.32			0.131	
a1	0.51		A DIT	0.020		
В	1.15		1.65	0.045		0.065
b	0.356		0.55	0.014		0.022
b1	0.204		0.304	0.008		0.012
D			10.92			0.430
E	7.95		9.75	0.313		0.384
е		2.54			0.100	
e3		7.62	4 X Y Y		0.300	
e4		7.62	17.	D.	0.300	
F			6.6			0260
i			5.08			0.200
L	3.18		3.81	0.125		0.150
Z			1.52			0.060



8/9

PACKAGE MECHANICAL DATA

8 PINS - PLASTIC MICROPACKAGE (SO)



Dim		Millimeters			Inches	
Dim.	Min.	Тур.	Max.	Min.	Тур.	Max.
А			1.75			0.069
a1	0.1		0.25	0.004		0.010
a2			1.65			0.065
a3	0.65		0.85	0.026		0.033
b	0.35		0.48	0.014		0.019
b1	0.19		0.25	0.007		0.010
С	0.25		0.5	0.010		0.020
c1			45°	(typ.)		
D	4.8	1.1.1.	5.0	0.189		0.197
E	5.8	- 1 C A	6.2	0.228		0.244
е		1.27		D.	0.050	
e3		3.81			0.150	
F	3.8		4.0	0.150		0.157
L	0.4		1.27	0.016		0.050
М			0.6			0.024
S			8° (I	nax.)		

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1997 SGS-THOMSON Microelectronics – Printed in Italy – All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A. ORDER CODE

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.



Features

- High-performance, Low-power Atmel®AVR® 8-bit Microcontroller
- Advanced RISC Architecture
 - 130 Powerful Instructions Most Single-clock Cycle Execution
 - 32 × 8 General Purpose Working Registers
 - Fully Static Operation
 - Up to 16MIPS Throughput at 16MHz
 - On-chip 2-cycle Multiplier
- High Endurance Non-volatile Memory segments
 - 8Kbytes of In-System Self-programmable Flash program memory
 - 512Bytes EEPROM
 - 1Kbyte Internal SRAM
 - Write/Erase Cycles: 10,000 Flash/100,000 EEPROM
 - Data retention: 20 years at 85°C/100 years at 25°C⁽¹⁾
 - Optional Boot Code Section with Independent Lock Bits In-System Programming by On-chip Boot Program True Read-While-Write Operation
 - Programming Lock for Software Security
- Peripheral Features
 - Two 8-bit Timer/Counters with Separate Prescaler, one Compare Mode
 - One 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture Mode
 - Real Time Counter with Separate Oscillator
 - Three PWM Channels
 - 8-channel ADC in TQFP and QFN/MLF package Eight Channels 10-bit Accuracy
 - 6-channel ADC in PDIP package Six Channels 10-bit Accuracy
 - Byte-oriented Two-wire Serial Interface
 - Programmable Serial USART
 - Master/Slave SPI Serial Interface
 - Programmable Watchdog Timer with Separate On-chip Oscillator
 - On-chip Analog Comparator
- Special Microcontroller Features
 - Power-on Reset and Programmable Brown-out Detection
 - Internal Calibrated RC Oscillator
 - External and Internal Interrupt Sources
 - Five Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, and
 - Standby
- I/O and Packages
 - 23 Programmable I/O Lines
 - 28-lead PDIP, 32-lead TQFP, and 32-pad QFN/MLF
- Operating Voltages
 - 2.7V 5.5V (ATmega8L)
 - 4.5V 5.5V (ATmega8)
- Speed Grades
 - 0 8MHz (ATmega8L)
 - 0 16MHz (ATmega8)
- Power Consumption at 4Mhz, 3V, 25°C
 - Active: 3.6mA
 - Idle Mode: 1.0mA
 - Power-down Mode: 0.5µA

Atmel

8-bit Atmel with 8KBytes In-System Programmable Flash


ATmega8 ATmega8L

Summary

Rev.2486AAS-AVR-02/2013

Pin Configurations

PDIP




Atmel

2486AAS-AVR-02/2013 Tesis publicada con autorización del autor No olvide citar esta tesis

Overview The Atmel[®]AVR[®] ATmega8 is a low-power CMOS 8-bit microcontroller based on the AVR RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega8 achieves throughputs approaching 1MIPS per MHz, allowing the system designer to optimize power consumption versus processing speed.

Block Diagram Figure 1. Block Diagram



Atmel

Tesis publicada con autorización del autor No olvide citar esta tesis

The Atmel[®]AVR[®] core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega8 provides the following features: 8 Kbytes of In-System Programmable Flash with Read-While-Write capabilities, 512 bytes of EEPROM, 1 Kbyte of SRAM, 23 general purpose I/O lines, 32 general purpose working registers, three flexible Timer/Counters with compare modes, internal and external interrupts, a serial programmable USART, a byte oriented Two-wire Serial Interface, a 6-channel ADC (eight channels in TQFP and QFN/MLF packages) with 10-bit accuracy, a programmable Watchdog Timer with Internal Oscillator, an SPI serial port, and five software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next Interrupt or Hardware Reset. In Power-save mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except asynchronous timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low-power consumption.

The device is manufactured using Atmel's high density non-volatile memory technology. The Flash Program memory can be reprogrammed In-System through an SPI serial interface, by a conventional non-volatile memory programmer, or by an On-chip boot program running on the AVR core. The boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash Section will continue to run while the Application Flash Section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega8 is a powerful microcontroller that provides a highly-flexible and cost-effective solution to many embedded control applications.

The ATmega8 is supported with a full suite of program and system development tools, including C compilers, macro assemblers, program simulators, and evaluation kits.

Disclaimer Typical values contained in this datasheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Minimum and Maximum values will be available after the device is characterized.

Pin Descriptions

VCC	Digital supply voltage.

GND Ground.

Port B (PB7..PB0)Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The
Port B output buffers have symmetrical drive characteristics with both high sink and source
capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up
resistors are activated. The Port B pins are tri-stated when a reset condition becomes active,
even if the clock is not running.

Depending on the clock selection fuse settings, PB6 can be used as input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

Depending on the clock selection fuse settings, PB7 can be used as output from the inverting Oscillator amplifier.

If the Internal Calibrated RC Oscillator is used as chip clock source, PB7..6 is used as TOSC2..1 input for the Asynchronous Timer/Counter2 if the AS2 bit in ASSR is set.

The various special features of Port B are elaborated in "Alternate Functions of Port B" on page 58 and "System Clock and Clock Options" on page 25.

Port C (PC5..PC0) Port C is an 7-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.

PC6/RESET If the RSTDISBL Fuse is programmed, PC6 is used as an I/O pin. Note that the electrical characteristics of PC6 differ from those of the other pins of Port C.

If the RSTDISBL Fuse is unprogrammed, PC6 is used as a Reset input. A low level on this pin for longer than the minimum pulse length will generate a Reset, even if the clock is not running. The minimum pulse length is given in Table 15 on page 38. Shorter pulses are not guaranteed to generate a Reset.

The various special features of Port C are elaborated on page 61.

Port D (PD7..PD0) Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port D also serves the functions of various special features of the ATmega8 as listed on page 63.

RESETReset input. A low level on this pin for longer than the minimum pulse length will generate a
reset, even if the clock is not running. The minimum pulse length is given in Table 15 on page
38. Shorter pulses are not guaranteed to generate a reset.

Ordering Information

Speed (MHz)	Power Supply (V)	Ordering Code ⁽²⁾	Package ⁽¹⁾	Operation Range
8	2.7 - 5.5	ATmega8L-8AU ATmega8L-8AUR ⁽³⁾ ATmega8L-8PU ATmega8L-8MU ATmega8L-8MUR ⁽³⁾	32A 32A 28P3 32M1-A 32M1-A	Industrial
16	4.5 - 5.5	ATmega8-16AU ATmega8-16AUR ⁽³⁾ ATmega8-16PU ATmega8-16MU ATmega8-16MUR ⁽³⁾	32A 32A 28P3 32M1-A 32M1-A	(-40°C to 85°C)
8	2.7 - 5.5	ATmega8L-8AN ATmega8L-8ANR ⁽³⁾ ATmega8L-8PN ATmega8L-8MN ATmega8L-8MUR ⁽³⁾	32A 32A 28P3 32M1-A 32M1-A	Industrial
16	4.5 - 5.5	ATmega8-16AN ATmega8-16ANR ⁽³⁾ ATmega8-16PN ATmega8-16MN ATmega8-16MUR ⁽³⁾	32A 32A 28P3 32M1-A 32M1-A	(-40°C to 105°C)

Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities


2. Pb-free packaging complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green

- 3. Tape & Reel
- 4. See characterization specification at 105°C


	Package Type
32A	32-lead, Thin (1.0mm) Plastic Quad Flat Package (TQFP)
28P3	28-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)
32M1-A	32-pad, 5 x 5 x 1.0 body, Lead Pitch 0.50mm Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)

Packaging Information


32A



28P3



32M1-A



Errata

The revision letter in this section refers to the revision of the ATmega8 device.

ATmega8 Rev. D to I, M

- First Analog Comparator conversion may be delayed
- Interrupts may be lost when writing the timer registers in the asynchronous timer
- Signature may be Erased in Serial Programming Mode
- CKOPT Does not Enable Internal Capacitors on XTALn/TOSCn Pins when 32KHz Oscillator is Used to Clock the Asynchronous Timer/Counter2
- Reading EEPROM by using ST or STS to set EERE bit triggers unexpected interrupt request

1. First Analog Comparator conversion may be delayed

If the device is powered by a slow rising V_{CC} , the first Analog Comparator conversion will take longer than expected on some devices.

Problem Fix / Workaround

When the device has been powered or reset, disable then enable theAnalog Comparator before the first conversion.

2. Interrupts may be lost when writing the timer registers in the asynchronous timer

The interrupt will be lost if a timer register that is synchronized to the asynchronous timer clock is written when the asynchronous Timer/Counter register(TCNTx) is 0x00.

Problem Fix / Workaround

Always check that the asynchronous Timer/Counter register neither have the value 0xFF nor 0x00 before writing to the asynchronous Timer Control Register(TCCRx), asynchronous Timer Counter Register(TCNTx), or asynchronous Output Compare Register(OCRx).

3. Signature may be Erased in Serial Programming Mode

If the signature bytes are read before a chiperase command is completed, the signature may be erased causing the device ID and calibration bytes to disappear. This is critical, especially, if the part is running on internal RC oscillator.

Problem Fix / Workaround:

Ensure that the chiperase command has exceeded before applying the next command.

4. CKOPT Does not Enable Internal Capacitors on XTALn/TOSCn Pins when 32KHz Oscillator is Used to Clock the Asynchronous Timer/Counter2

When the internal RC Oscillator is used as the main clock source, it is possible to run the Timer/Counter2 asynchronously by connecting a 32KHz Oscillator between XTAL1/TOSC1 and XTAL2/TOSC2. But when the internal RC Oscillator is selected as the main clock source, the CKOPT Fuse does not control the internal capacitors on XTAL1/TOSC1 and XTAL2/TOSC2. As long as there are no capacitors connected to XTAL1/TOSC1 and XTAL2/TOSC2, safe operation of the Oscillator is not guaranteed.

Problem Fix / Workaround

Use external capacitors in the range of 20pF - 36pF on XTAL1/TOSC1 and XTAL2/TOSC2. This will be fixed in ATmega8 Rev. G where the CKOPT Fuse will control internal capacitors also when internal RC Oscillator is selected as main clock source. For ATmega8 Rev. G, CKOPT = 0 (programmed) will enable the internal capacitors on XTAL1 and XTAL2. Customers who want compatibility between Rev. G and older revisions, must ensure that CKOPT is unprogrammed (CKOPT = 1).

5. Reading EEPROM by using ST or STS to set EERE bit triggers unexpected interrupt request.

Reading EEPROM by using the ST or STS command to set the EERE bit in the EECR register triggers an unexpected EEPROM interrupt request.

Problem Fix / Workaround

Always use OUT or SBI to set EERE in EECR.



2486AAS_AVR-02/2013 Tesis publicada con autorización del autor No olvide citar esta tesis Atmel

11



Atmel Corporation 1600 Technology Drive San Jose, CA 95110 USA Tel: (+1) (408) 441-0311 Fax: (+1) (408) 487-2600 www.atmel.com Atmel Asia Limited Unit 01-5 & 16, 19F BEA Tower, Millennium City 5 418 Kwun Tong Roa Kwun Tong, Kowloon HONG KONG Tel: (+852) 2245-6100 Fax: (+852) 2722-1369 Atmel Munich GmbH Business Campus Parkring 4 D-85748 Garching b. Munich GERMANY Tel: (+49) 89-31970-0 Fax: (+49) 89-3194621

Atmel Japan G.K.

16F Shin-Osaki Kangyo Bldg 1-6-4 Osaki, Shinagawa-ku Tokyo 141-0032 JAPAN **Tel:** (+81) (3) 6417-0300 **Fax:** (+81) (3) 6417-0370

© 2013 Atmel Corporation. All rights reserved. / Rev.: 2486AAS-AVR-02/2013

Atmel[®], Atmel logo and combinations thereof, Enabling Unlimited Possibilities[®], and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS. IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

Sistema de medición de fuerza para Módulo de Transmisibilidad Programa Principal de uC

```
*****
                    *******
; Sistema envia paquetes de 12 en 12 (Lee, almacena, tx 12)
; aceleracion con rango de 1.5g
  .include "C:\VMLAB\include\m8def.inc"
; Define here the variables
;
.def temp =r16
; Define here Reset and interrupt vectors, if any
;
reset:
 rjmp start
       ; Addr $01
 reti
       ; Addr $02
 reti
       ; Addr $03
 reti
       ; Addr $04
 reti
 rjmp MidePeriodo; Addr $05
                             Interrupción por captura de entrada ;;;;;;
       ; Addr $06
                      Use 'rjmp myVector'
 reti
       ; Addr $07
                      to define a interrupt vector
 reti
 reti
       ; Addr $08
       ; Addr $09
 reti
 reti
       ; Addr $0A
```

reti	; Addr \$0B	This is just an example
reti	; Addr \$0C	Not all MCUs have the same
reti	; Addr \$0D	number of interrupt vectors
reti	; Addr \$0E	
reti	; Addr \$0F	
reti	; Addr \$10	

.dseg

fuerza1:	.byte 2
fuerza2:	.byte 2
fuerza3:	.byte 2
fuerza4:	.byte 2
aceleracion: .byte 2	
RPS:	.byte 2
flanco_ant: .byte 2	

.cseg

; Datos para configurar Acelerómetro

CONFIG_ACEL:

;POWER_CTL -00-link=0autosleep=1measurement=0(standby)sleep=0wakeup=00

.db 0b00101101,0b0000000 ; db 0x2D,0x00

;DATA_FORMAT selftest=0 SPI=0(4-wire)-00-Fullres=1 justify=0 range=01(3g)

.db 0b00110001,0b00001000 ; db 0x31,0x09

;FIFO_CTL fifomode=00trigger=0samples=00000

.db 0b00111000,0b0000000 ; db 0x38,0x00

;BW_RATE -000-lowpower=0rate=1111(3200Hz)

.db 0b00101100,0b00001111 ; db 0x2C,0x0D

;THRESH ACT

.db 0b00100100,0b0000000 ; db 0x24,0x00

;THRESH_INACT

.db 0b00100101,0b0000000	; db 0x25,0x00
;TIME_INACT	
.db 0b00100110,0b00000000	; db 0x26,0x00
;ACT_INACT_CTL	
.db 0b00100111,0b00000000	; db 0x27,0x00
;INT_ENABLE	
.db 0b00101110,0b00000000	; db 0x2E,0x00
;INT_MAP	
.db 0b00101111,0b00000000	; db 0x2F,0x00
;Offset X = 0	
.db 0b00011110,0b00000000	; db 0x1E,0x00
;Offset Y = 0	
.db 0b00011111,0b00000000	; db 0x1F,0x00
;Offset Z = 0	
.db 0b00100000,0b00000000	; db 0x20,0x00
;POWER_CTL -00-link=0autosleep=0	measuremnt=1sleep=0wakeup=00
.db 0b00101101,0b00001000	; db 0x2D,0x04

; Program starts here after Reset

start:

ldi	R16, high (RAMEND)
out	SPH,R16
ldi	R16,low(RAMEND)
out	SPL,R16
rcall	IniPorts

rcall		IniSerial
rcall		IniTimer1
rcall	IniSPI	
rcall		ConfigAcelerometro
rcall	IniADC	
rcall		IniVariables

cli

lazo:

- clr R17
- clr R18
 - rcall RxDato
 - cpi R16,'W' ; recibe caracter de inicio

lazo

brne

sensa:

rcall	MideFuerza1
rcall	MideFuerza2
rcall	MideFuerza3
rcall	MideFuerza4
rcall	MideAcel
cli	
rcall	TxVariables
sei	

loop:

	inc	R17											
	срі	R17,200	; muestr	as									
		brne	9	sensa									
	inc	R18											
		R18,4											
	-	lazo											
	-	R17											
rjmp	sens												
.***** '	****	*******	******	*******	* * * * *	*****	******	****	****	* * * * *	****	****	* * * * *
.***** '	****	******	******	*******	****	*****	*****	*****	*****	****	****	****	****
•***** '	****	******	******	******	****	*****	*****	*****	****	****	****	****	****
•***** '	Subrut	tinas****	2										
;+++++	+++++	+++++++++	+++++++	++++++++	+++++	+++++	++++++	+++++	+++++	+++++	+++++	+++++	+
;+++++	+++++	+++++++++	++++++++	++++++++	+++++	++++++	++++++	+++++	+++++	+++++	+++++	+++++	+
IniPort	s:												
	push		R16										
	ldi		R16,0b0	0101100	; sa	lidas: S	CK,MOS	SI,SS e	ntrad	as: MI	SO,ICP	21	
	out		DDRB,R1	L6									
	рор		R16										
	ret												
;+++++	+++++	+++++++++	+++++++	++++++++	+++++	+++++	++++++	+++++	+++++	+++++	+++++	+++++	+
;+++++	+++++	+++++++++	+++++++	++++++++	+++++	+++++	++++++	+++++-	+++++	+++++	+++++	+++++	+
IniSeria	al:	;38400	,8,n,1										

	push	R16
	ldi	R16,\$00
	out	UBRRH,R16
	ldi	R16,\$0C
	out	UBRRL,R16
	ldi	R16,\$02
	out	UCSRA,R16
	ldi	R16,\$86
	out	UCSRC,R16
	ldi	R16,\$18
	out	UCSRB,R16
	рор	R16
	ret	
;+++++		****
;+++++		****
IniTim	er1: ; Tim	er 1 en modo normal, PRE=256, Capturador: flanco de bajada
	push	R16
	ldi	R16,\$00
	out	TCCR1A,R16
	ldi	R16,\$84 ;
	out	TCCR1B,R16
	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
ldi	R16,0B001000	00
	out TIMSK,F	316

	рор	
	ret	
;+++++	+++++++++++++++++++++++++++++++++++++++	*****
;+++++	+++++++++++++	*****
IniSPI:	; Configurado	o a 2 MHz
push	R16	
	ldi	R16,0b01011100 ; SPI master, CPOL=1 CPHA=1 Fosc/8
	out	SPCR, R16 ; MSB of the data word is transmitted first
	ldi	R16,0b0000001 ; SPI2X=1
	out	SPSR, R16
	рор	R16
	pop ret	R16
;+++++	ret	R16
	ret ++++++++++++	
	ret ++++++++++++	*****
;+++++	ret ++++++++++++	*****
;+++++	ret ++++++++++++++++++++++++++++++++++++	*****
;++++++ ConfigA	ret ++++++++++++++ +++++++++++++++++++++	*****
;++++++ ConfigA	ret +++++++++++++ ++++++++++++++++++++++	
;++++++ ConfigA	ret 	R17
;++++++ ConfigA	ret 	R17 R18
;++++++ ConfigA	ret 	R17 R18 ZL
;++++++ ConfigA	ret 	R17 R18 ZL
;++++++ ConfigA	ret ++++++++++++++++++++++++++++++++++++	R17 R18 ZL ZH

configacel:

	lpm		R16,Z+				
lpm		R17,Z+					
	rcall	Tx_SPI					
inc		R18					
	срі		R18,14	; fin de transmis	sion		
	brne		configacel				
	рор		ZH				
	рор		ZL				
	рор		R18				
	рор		R17				
	рор		R16				
	ret						
;++++	+++++	++++++	++++++++++	+++++++++++++++++++++++++++++++++++++++	++++++++++++	++++++++++++	+++++++++++++++++++++++++++++++++++++++
;++++	+++++	++++++	++++++++++	+++++++++++++++++++++++++++++++++++++++	++++++++++++	+++++++++++	++++++++++++
Tx_SPI	:	; ei	nvia por SPI lo	s valores almace	enados en r16	y r17	
	cbi		PORTB,2	; SS = 0			
	out		SPDR, R16	; se envia po	r el SPI		
Tx_SPI	_espera	1:					
	sbis		SPSR, SPIF	; Se	espera a que s	se termine la	transmision
	rjmp		Tx_SPI_esp	ra1			
	out		SPDR, R17	; se envia po	or el SPI		
Tx_SPI	_espera	2:					
	sbis		SPSR, SPIF	; Se	espera a que s	se termine la	transmision
	rjmp		Tx_SPI_esp	ra2			
	sbi		PORTB,2	; SS = 1			
	ret						
;++++	+++++	++++++	++++++++++	+++++++++++++++++++++++++++++++++++++++	++++++++++++	+++++++++++	+++++++++++++++++++++++++++++++++++++++
;++++	+++++	++++++	++++++++++	+++++++++++++++++++++++++++++++++++++++	++++++++++++	+++++++++++++++++++++++++++++++++++++++	+++++++++++++++++++++++++++++++++++++++

IniADC:

	push	R16	
	ldi	R16,0b10000101	; ADC habilitado, fosc/32 125kHz 101011 500Khz
	out	ADCSR,R16	
	ldi	R16,0b01000000	; AVCC, ADLAR=0, canal 0
	out	ADMUX,R16	
	рор	R16	
	ret		
;++++	+++++++++++++++++++++++++++++++++++++++	+++++++++++++++++++++++++++++++++++++++	******
;++++	+++++++++++++++++++++++++++++++++++++++	+++++++++++++++++++++++++++++++++++++++	• • • • • • • • • • • • • • • • • • • •
IniVari	ables:	; borra todas las variable	25
	push	R16	
	push	R17	
	push	XL	
	push	ХН	
	clr	R16	
	clr	R17	
	ldi	XH,high(fuerza1)	
	ldi	XL,low(fuerza1)	
IniVari	ables_lazo:		
	st	X+,R16	
	inc	R17	

срі

brne

R17,14

IniVariables_lazo

рор		XH
рор		XL
рор	R17	
рор		R16
ret		

;++++++++++++++++++++++++++++++++++++++	+++
;++++++++++++++++++++++++++++++++++++++	+++
;++++++++++++++++++++++++++++++++++++++	+++
;++++++++++++++++++++++++++++++++++++++	+++
;++++++++++++++++++++++++++++++++++++++	+++

RxDato:

sbis	UCSRA,RXC
rjmp	RxDato
in	R16,UDR
ret	

TxDato:

sbis	UCSRA,UDRE
rjmp	TxDato
out	UDR,R16
ret	

;-----

MideFuerza1:

	push	R16
	push	R17
	ldi	R16,0b01000000 ; canal 0
	out	ADMUX,R16
	sbi	ADCSR,ADSC ; inicia conversion
MideFu	uerza1_espera:	
sbis	ADCSR	ADIF
	rjmp	MideFuerza1_espera
	in	R16, ADCL
	in	R17, ADCH
	sts	fuerza1,R17 ; ADCH

sts	fuerza1+1,R16	; ADCL
sbi	ADCSR, ADIF	; limpia bandera ADIF

рор R17 рор R16

ret

MideFuerza2:

push	R16	
push	R17	
ldi	R16,0b01000001	; canal 1
out	ADMUX,R16	
sbi	ADCSR,ADSC ; i	nicia conversion

MideFuerza2_espera:

sbis	ADCSR,ADIF					
	rjmp		MideFuerza2_espera			
	in		R16, ADCL			
	in		R17, AD	СН		
	sts		fuerza2,R17			
	sts		fuerza2+1,R16			
	sbi		ADCSR, ADIF	; lim	ipia bandera ADIF	
	рор		R17			
	рор		R16			
	ret					
MideFu	ierza3:					
	push		R16			
	push		R17			
	ldi		R16,0b0100001	0	; canal 2	
	out		ADMUX,R16			
	sbi		ADCSR,ADSC	; inicia	conversion	
MideFu	erza3_es	pera:				
sbis	/	ADCSR,	ADIF			
	rjmp		MideFuerza3_es	spera		
	in		R16, AD	CL		
	in		R17, AD	СН		
	sts		fuerza3,R17			

sts fuerza3+1,R16

sbi	ADCSR, ADIF	; limpia bandera ADIF
-----	-------------	-----------------------

рор	R17
рор	R16
ret	

MideFuerza4:

push	R16
push	R17
ldi	R16,0b01000011 ; canal 3
out	ADMUX,R16
sbi	ADCSR,ADSC ; inicia conversion

MideFuerza4_espera:

sbis	ADCSR,ADIF			
	rjmp		MideFuerza4_es	spera
	in		R16, AD	CL
	in		R17, AD	СН
	sts		fuerza4,R17	
	sts		fuerza4+1,R16	
	sbi		ADCSR, ADIF	; limpia bandera ADIF
	рор		R17	
	рор		R16	
ret				
;				

 MideAcel:

push	R16
push	R17

MideAcel_lazo:

INIUCA).			
	ldi		R16,\$B0		
	rcall	Rx_SPI	2		
	andi		R16,0b000000	10	
	срі		R16,0		
	breq	MideAc	el_lazo		
	ldi		R16,\$F6 ;ID	=>\$C0 \$F6	6 =>DATA Z0
	rcall	Rx_SPI			
	sts		aceleracion,R16 ;ZH z1		
	sts		aceleracion+1,R17 ;ZL z0		
	рор	R17			
	рор		R16		
	ret				
Rx_SPI	:	; er	nvia por SPI la d	ireccion alr	macenada en R16 y recibe el dato leido en R16
	cbi		PORTB,2	; SS = 0	
	out		SPDR, R16	; se envia	por el SPI
Rx_SPI	_espera	a:			
	sbis		SPSR, SPIF	;	Se espera a que se termine la transmision
	rjmp		Rx_SPI_espera		

out SPDR, R16 ; se envia por el SPI

Rx_SPI_espera2:

 sbis		SPSR, S	PIF	; Se espera a que se termine la transmision
	rjmp		Rx_SPI_espe	ira2
	in		R17, SPDR	; se recibe por el SPI
	out		SPDR, R16	; se envia por el SPI
Rx_SPI	_espera3	8:		
	sbis		SPSR, SPIF	; Se espera a que se termine la transmision
	rjmp		Rx_SPI_espe	ira3
in		R16, SP	DR ; se ı	recibe por el SPI
	sbi		PORTB,2	; SS = 1
	ret			
Rx_SPI		; e		a direccion almacenada en R16 y recibe el dato leido en R16
	cbi		PORTB,2	; SS = 0
	out		SPDR, R16	; se envia por el SPI
Rx_SPI	2_espera):		
	sbis		SPSR, SPIF	; Se espera a que se termine la transmision
	rjmp		Rx_SPI2_esp	
	out	_	SPDR, R16	; se envia por el SPI
_	2_espera			
sbis		SPSR, S		; Se espera a que se termine la transmision
	rjmp		Rx_SPI2_esp	era2
	i.e.			
	in			; se recibe por el SPI
	sbi		PORTB,2	; 55 = 1
	ret			

MidePeriodo:

push	R16	
in	R16,SREG	
push	R16	
push	XL	
	push	ХН
push	YL	
push	YH	
push	ZL	
push	ZH	
MidePe	riodo_Lazo:	; mide periodo y lo almacena en X
in	XL,ICR1L	; lee el valor capturado
in	XH,ICR1H	
mov	YL,XL	; copia el valor a reg Y
mov	ҮН,ХН	
lds	R16,flanco_ant	; calcula Periodo XHXL <- (Flanco actual - Flanco anterior)
sub	XL,R16	
lds	R16,flanco_ant	+1
sbc	XH,R16	
brcs	calcula2	
rjmp	almacena_pei	riodo

calcula2:

	lds	XL,flanco_ant	
	lds	XH,flanco_ant+1	L
	ldi	R16,\$FF	
	mov	ZL,R16	
	mov	ZH,R16	
	sub	ZL,XL	
	sbc	ZH,XH	
	adiw	ZL,1	
	clr	R16	
	adc	ZH,R16	;suma 65536=ZHZL+1
	mov	XL,YL	; copia el valor a reg X
	mov	ХН,ҮН	
		;sur	na el(valor actual=YHYI)+65536=XHXL
	add	XL,ZL	
	adc	хн,zн	
а	Imacen	a_periodo:	
	sts	flanco_ant,YL	; Flanco anterior <- Flanco actual
	cto	flamme anti 1 VII	

- sts flanco_ant+1,YH inc R20 ;bandera de periodo
- cpi R20,2
- breq almacena_RPM
- rjmp mantener_RPM

almacena_RPM:

sts	RPS,XH	I
sts	RPS+1,XL	;GUARDO XLXH PORQUE ENVIO XHXL.
clr	R20	
manten	er_RPM:	
рор	ZH	
рор	ZL	
рор	YH	
рор	YL	
	рор	ХН
	рор	XL
рор	R16	
out	SREG,R16	
рор	R16	
reti		
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		
TxVarial	bles:	
	push	R16
	push R17	
	push	XL
	push	ХН
	clr	R17
ldi	XH,hig	h(fuerza1)
	ldi	XL,low(fuerza1)
	bles_lazo:	

ld R16,X+

rcall	TxDato	
inc		R17
срі		R17,12
brne		TxVariables_lazo
рор		ХН
рор		XL
рор	R17	
рор		R16
ret		

SLLS047I - FEBRUARY 1989 - REVISED OCTOBER 2002

- Meet or Exceed TIA/EIA-232-F and ITU Recommendation V.28
- Operate With Single 5-V Power Supply
- Operate Up to 120 kbit/s
- Two Drivers and Two Receivers
- ±30-V Input Levels
- Low Supply Current . . . 8 mA Typical
- Designed to be Interchangeable With Maxim MAX232
- ESD Protection Exceeds JESD 22

 2000-V Human-Body Model (A114-A)
- Applications
 - TIA/EIA-232-F Battery-Powered Systems Terminals Modems Computers

MAX232I...D, DW, OR N PACKAGE (TOP VIEW) C1+ П 16 VCC V_{S+} 2 15 GND C1- 🛛 3 14 T10UT C2+ [] 4 13 R1IN C2- 🛛 5 12 **R10UT** 11 T1IN V_S_ [] 6 10 T2IN T2OUT **[**7 9 R20UT R2IN 8

MAX232 . . . D, DW, N, OR NS PACKAGE

description/ordering information

The MAX232 is a dual driver/receiver that includes a capacitive voltage generator to supply EIA-232 voltage levels from a single 5-V supply. Each receiver converts EIA-232 inputs to 5-V TTL/CMOS levels. These receivers have a typical threshold of 1.3 V and a typical hysteresis of 0.5 V, and can accept ±30-V inputs. Each driver converts TTL/CMOS input levels into EIA-232 levels. The driver, receiver, and voltage-generator functions are available as cells in the Texas Instruments LinASIC[™] library.

TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING		
	PDIP (N)	Tube	MAX232N	MAX232N		
		Tube	MAX232D	MAX232		
0°C to 70°C	SOIC (D)	Tape and reel	MAX232DR	MAX232		
	SOIC (DW)	Tube	MAX232DW	MAX232		
		Tape and reel	MAX232DWR	MAX232		
	SOP (NS)	Tape and reel	MAX232NSR	MAX232		
	PDIP (N)	Tube	MAX232IN	MAX232IN		
		Tube	MAX232ID	MAX2321		
–40°C to 85°C	SOIC (D)	Tape and reel	MAX232IDR	IVIAA2321		
	SOIC (DW)	Tube	MAX232IDW	MAX2321		
	3010 (DW)	Tape and reel	MAX232IDWR	101472321		

ORDERING INFORMATION

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

LinASIC is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2002, Texas Instruments Incorporated

SLLS047I - FEBRUARY 1989 - REVISED OCTOBER 2002

Function Tables

EACH	DRIVER
ЕАСП	DRIVER

INPUT TIN	OUTPUT TOUT			
L				
н	L			
H = high level, L = low				


level

EACH RECEIVER

INPUT RIN	OUTPUT ROUT			
L	Н			
н	L			

H = high level, L = low level

logic diagram (positive logic)





Tesis publicada con autorización del autor No olvide citar esta tesis

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SLLS047I - FEBRUARY 1989 - REVISED OCTOBER 2002

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Input supply voltage range, V _{CC} (see Note 1) .		\ldots –0.3 V to 6 V
Positive output supply voltage range, V _{S+}		
Negative output supply voltage range, V _S		–0.3 V to –15 V
Input voltage range, V _I : Driver		\dots -0.3 V to V _{CC} + 0.3 V
Receiver		±30 V
Output voltage range, V _O : T1OUT, T2OUT		$V_{S-} - 0.3 V$ to $V_{S+} + 0.3 V$
R1OUT, R2OUT		–0.3 V to V _{CC} + 0.3 V
Short-circuit duration: T1OUT, T2OUT		Ūnlimited
Package thermal impedance, θ_{JA} (see Note 2):	D package	
	DW package	57°C/W
	N package	67°C/W
	NS package	
Lead temperature 1,6 mm (1/16 inch) from case	e for 10 seconds	260°C
Storage temperature range, T _{sta}		–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to network ground terminal.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions

			MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	V
VIH	High-level input voltage (T1IN,T2IN)		2			V
VIL	Low-level input voltage (T1IN, T2IN)	a financial de la constante de			0.8	V
R1IN, R2IN	Receiver input voltage				±30	V
т.	Operating free air temperature	MAX232	0		70	°C
	Operating free-air temperature	MAX232I	-40		85	-0

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Note 3 and Figure 4)

PARAMETER	TEST CONDITIONS	MIN	TYP‡	MAX	UNIT
ICC Supply current	$V_{CC} = 5.5 \text{ V},$ All outputs open, $T_A = 25^{\circ}\text{C}$		8	10	mA

[‡] All typical values are at V_{CC} = 5 V and T_A = 25°C. NOTE 3: Test conditions are C1–C4 = 1 μ F at V_{CC} = 5 V ± 0.5 V.



SLLS047I - FEBRUARY 1989 - REVISED OCTOBER 2002

DRIVER SECTION

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature range (see Note 3)

PARAMETER			TEST CONDITIONS	MIN	TYP†	MAX	UNIT
VOH	High-level output voltage	T1OUT, T2OUT	$R_L = 3 k\Omega$ to GND	5	7		V
VOL	Low-level output voltage [‡]	T1OUT, T2OUT	$R_L = 3 k\Omega$ to GND		-7	-5	V
r _o	Output resistance	T1OUT, T2OUT	$V_{S+} = V_{S-} = 0, \qquad V_O = \pm 2 V$	300			Ω
los§	Short-circuit output current	T1OUT, T2OUT	$V_{CC} = 5.5 V$, $V_{O} = 0$		±10		mA
IIS	Short-circuit input current	T1IN, T2IN	$V_{I} = 0$			200	μΑ

[†] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

[‡] The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic voltage levels only.

§ Not more than one output should be shorted at a time.

NOTE 3: Test conditions are C1–C4 = 1 μ F at V_{CC} = 5 V ± 0.5 V.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$ (see Note 3)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SR	Driver slew rate	$R_L = 3 k\Omega$ to 7 k Ω , See Figure 2			30	V/µs
SR(t)	Driver transition region slew rate	See Figure 3		3		V/µs
	Data rate	One TOUT switching		120		kbit/s

NOTE 3: Test conditions are C1–C4 = 1 μ F at V_{CC} = 5 V ± 0.5 V.

RECEIVER SECTION

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature range (see Note 3)

	PARAMETER		TEST (CONDITIONS	MIN	түр†	MAX	UNIT
VOH	High-level output voltage	R1OUT, R2OUT	$I_{OH} = -1 \text{ mA}$		3.5			V
VOL	Low-level output voltage [‡]	R1OUT, R2OUT	I _{OL} = 3.2 mA				0.4	V
VIT+	Receiver positive-going input threshold voltage	R1IN, R2IN	V _{CC} = 5 V,	T _A = 25°C		1.7	2.4	V
V _{IT-}	Receiver negative-going input threshold voltage	R1IN, R2IN	V _{CC} = 5 V,	T _A = 25°C	0.8	1.2		V
V _{hys}	Input hysteresis voltage	R1IN, R2IN	$V_{CC} = 5 V$		0.2	0.5	1	V
r _i	Receiver input resistance	R1IN, R2IN	V _{CC} = 5,	$T_A = 25^{\circ}C$	3	5	7	kΩ

[†] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

[‡] The algebraic convention, in which the least positive (most negative) value is designated minimum, is used in this data sheet for logic voltage levels only.

NOTE 3: Test conditions are C1–C4 = 1 μ F at V_{CC} = 5 V ± 0.5 V.


switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$ (see Note 3 and Figure 1)

	PARAMETER	TYP	UNIT
^t PLH(R)	Receiver propagation delay time, low- to high-level output	500	ns
^t PHL(R)	Receiver propagation delay time, high- to low-level output	500	ns

NOTE 3: Test conditions are C1–C4 = 1 μ F at V_{CC} = 5 V \pm 0.5 V.



SLLS047I - FEBRUARY 1989 - REVISED OCTOBER 2002




- NOTES: A. The pulse generator has the following characteristics: $Z_0 = 50 \Omega$, duty cycle $\leq 50\%$.
 - B. CL includes probe and jig capacitance.
 - C. All diodes are 1N3064 or equivalent.

Figure 1. Receiver Test Circuit and Waveforms for tPHL and tPLH Measurements




SLLS047I - FEBRUARY 1989 - REVISED OCTOBER 2002



PARAMETER MEASUREMENT INFORMATION

NOTES: A. The pulse generator has the following characteristics: $Z_O = 50 \Omega$, duty cycle $\leq 50\%$. B. C_L includes probe and jig capacitance.

Figure 2. Driver Test Circuit and Waveforms for tPHL and tPLH Measurements (5-µs Input)



WAVEFORMS


NOTE A: The pulse generator has the following characteristics: $Z_0 = 50 \Omega$, duty cycle $\leq 50\%$.

Figure 3. Test Circuit and Waveforms for t_{THL} and t_{TLH} Measurements (20- $\!\mu s$ Input)




Tesis publicada con autorización del autor <u>No olvide</u> citar esta tesis

SLLS047I - FEBRUARY 1989 - REVISED OCTOBER 2002



 † C3 can be connected to V_{CC} or GND.





IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.

