


Vishay Siliconix

Power MOSFET

PRODUCT SUMMARY				
V _{DS} (V)	100			
R _{DS(on)} (Ω)	V _{GS} = 10 V 0.16			
Q _g (Max.) (nC)	26			
Q _{gs} (nC)	5.5			
Q _{gd} (nC)	11			
Configuration	Single			



FEATURES

- Dynamic dV/dt Rating
- Repetitive Avalanche Rated
- 175 °C Operating Temperature
- · Fast Switching
- Ease of Paralleling
- Simple Drive Requirements
- Compliant to RoHS Directive 2002/95/EC

DESCRIPTION

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The TO-220AB package is universally preferred for all commercial-industrial applications at power dissipation levels to approximately 50 W. The low thermal resistance and low package cost of the TO-220AB contribute to its wide acceptance throughout the industry.

ORDERING INFORMATION	
Package	TO-220AB
Lead (Pb)-free	IRF530PbF
	SiHF530-E3
SnPb	IRF530
	SiHF530

PARAMETER		SYMBOL	LIMIT	UNIT
Drain-Source Voltage		V _{DS}	100	Ň
Gate-Source Voltage		V _{GS}	± 20	V
Continuous Drain Current	V_{GS} at 10 V $T_C = 25 \degree C$	L.	14	
Continuous Drain Current	$T_{\rm C} = 100 ^{\circ}{\rm C}$	ID	10	А
Pulsed Drain Current ^a	I _{DM}	56		
Linear Derating Factor		0.59	W/°C	
Single Pulse Avalanche Energy ^b	E _{AS}	69	mJ	
Repetitive Avalanche Current ^a	I _{AR}	14	А	
Repetitive Avalanche Energy ^a		E _{AR}	8.8	mJ
Maximum Power Dissipation	T _C = 25 °C	PD	88	W
Peak Diode Recovery dV/dt ^c		dV/dt	5.5	V/ns
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to + 175	- °C
Soldering Recommendations (Peak Temperature)	for 10 s		300 ^d	
Mounting Torque	6.00 or M2 corour		10	lbf ∙ in
Mounting Torque	6-32 or M3 screw		1.1	N · m

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. V_{DD} = 25 V, starting T_J = 25 °C, L = 528 µH, R_g = 25 Ω , I_{AS} = 14 A (see fig. 12).

c. $I_{SD} \leq 14$ A, dl/dt ≤ 140 A/µs, $V_{DD} \leq V_{DS}$, $T_J \leq 175$ °C.

d. 1.6 mm from case.

* Pb containing terminations are not RoHS compliant, exemptions may apply

Tesis publicada con autorización del autor



Vishay Siliconix



PARAMETER	SYMBOL	TYP.		MAX.			UNIT	
Maximum Junction-to-Ambient	R _{thJA}	- 62 0.50 -						
Case-to-Sink, Flat, Greased Surface	R _{thCS}				°C/W			
Maximum Junction-to-Case (Drain)	R _{thJC}	- 1.7						
SPECIFICATIONS ($T_J = 25 \ ^{\circ}C$, u	nless otherw	vise noted)						
PARAMETER	SYMBOL	TEST	CONDITION	IS	MIN.	TYP.	MAX.	UNIT
Static								•
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} = 0	0 V, I _D = 250	μA	100	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_J$	Reference	to 25 °C, I_D	= 1 mA	-	0.12	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V$	V _{GS} , I _D = 250) μA	2.0	-	4.0	V
Gate-Source Leakage	I _{GSS}	Vo	_{GS} = ± 20 V		-	-	± 100	nA
Zara Cata Valtaga Drain Current		V _{DS} = 1	100 V, V _{GS} =	0 V	-	-	25	
Zero Gate Voltage Drain Current	IDSS	V _{DS} = 80 V, V	/ _{GS} = 0 V, T _J	= 150 °C	-	-	250	μA
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V I _D = 8.4 A ^b		-	-	0.16	Ω	
Forward Transconductance	g _{fs}	$V_{DS} = 50 \text{ V}, \text{ I}_{D} = 8.4 \text{ A}^{b}$		5.1	-	-	S	
Dynamic								•
Input Capacitance	C _{iss}	V _{GS} = 0 V, V _{DS} = 25 V, f = 1.0 MHz, see fig. 5		-	670	-	pF	
Output Capacitance	C _{oss}			-	250	-		
Reverse Transfer Capacitance	C _{rss}			-	60	-		
Total Gate Charge	Qg	10010			-	-	26	
Gate-Source Charge	Q _{gs}	V _{GS} = 10 V	= 10 V I _D = 14 A, V _{DS} = 80 V,		-	-	5.5	nC
Gate-Drain Charge	Q _{gd}		see fig. 6 and 13 ^b		-	-	11	1
Turn-On Delay Time	t _{d(on)}				-	10	-	
Rise Time	t _r	- Voo - f	50 V, I _D = 14	Α	-	34	-	- ns
Turn-Off Delay Time	t _{d(off)}	$R_g = 12 \Omega, R_c$			-	23	-	
Fall Time	t _f	100 C			-	24	-	
Internal Drain Inductance	L _D	Between lead, 6 mm (0.25") fro	om		-	4.5	-	
Internal Source Inductance	L _S	package and center of die contact		-	7.5	-	nH	
Drain-Source Body Diode Characteristic	s	•				•	•	
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	14		
Pulsed Diode Forward Current ^a	I _{SM}			-	-	56	A	
Body Diode Voltage	V_{SD}	T _J = 25 °C,	$I_{\rm S} = 14 {\rm A}, {\rm V}_{\rm C}$	as = 0 V ^b	-	-	2.5	V
Body Diode Reverse Recovery Time	t _{rr}	T 25 °C I= -		- 100 A/usb	-	150	280	ns
Body Diode Reverse Recovery Charge	Q _{rr}	$T_{\rm J}$ = 25 °C, I _F = 14 A, dI/dt = 100 A/µs ^b		-	0.85	1.7	μC	
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn			-on is do	minated h	wl-and	1 =)

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Pulse width \leq 300 µs; duty cycle \leq 2 %.

www.vishay.com

Oocument Number: 91019 S11-0510-Rev. B, 21-Mar-11

Tesis publicada con autorización del autor



Vishay Siliconix

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics, T_C = 25 °C




Fig. 3 - Typical Transfer Characteristics




Fig. 2 - Typical Output Characteristics, T_C = 175 °C




Fig. 4 - Normalized On-Resistance vs. Temperature

Document Number: 91019

Tesis publicada con autorización del autor

www.vishay.com

Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage

Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area


www.vishay.com

Tesis publicada con autorización del autor

S11-0510-Rev. B, 21-Mar-11



Vishay Siliconix






Fig. 10a - Switching Time Test Circuit




Fig. 9 - Maximum Drain Current vs. Case Temperature

Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case

Document Number: 91019

S11-0510-Rev. B. 21-Mar-11 Tesis publicada con autorización del autor

Tesis publicada con autorización del autor No olvidacinación del autor No olvidacinación del autor No olvidacinación del autor This datasheet is subject to change without notice.

www.vishay.com

Vishay Siliconix






Fig. 12a - Unclamped Inductive Test Circuit






Fig. 12b - Unclamped Inductive Waveforms








Fig. 13a - Basic Gate Charge Waveform




Fig. 13b - Gate Charge Test Circuit

www.vishay.com

Tesis publicada con autorización del autor Tesis publicada con autorización del autor No olvido significada con autorización del autor No olvido significada con autorización del autor


S11-0510-Rev. B, 21-Mar-11





Vishay Siliconix

Peak Diode Recovery dV/dt Test Circuit



a. $V_{GS} = 5 V$ for logic level devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?91019.

Document Number: 91019


Tesis publicada con autorización del autor

Tesis publicada con autorizacion del autor No olvid用它体育的影響 论题它ribed HEREIN AND THIS DATASHEET ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000





TO-220-1



DIM.	MILLIN	LIMETERS INCHES		MILLIMETERS		HES
DIN.	MIN.	MAX.	MIN.	MAX.		
А	4.24	4.65	0.167	0.183		
b	0.69	1.02	0.027	0.040		
b(1)	1.14	1.78	0.045	0.070		
С	0.36	0.61	0.014	0.024		
D	14.33	15.85	0.564	0.624		
E	9.96	10.52	0.392	0.414		
е	2.41	2.67	0.095	0.105		
e(1)	4.88	5.28	0.192	0.208		
F	1.14	1.40	0.045	0.055		
H(1)	6.10	6.71	0.240	0.264		
J(1)	2.41	2.92	0.095	0.115		
	13.36	14.40	0.526	0.567		
L(1)	3.33	4.04	0.131	0.159		
ØΡ	3.53	3.94	0.139	0.155		
Q	2.54	3.00	0.100	0.118		
ECN: X15- DWG: 603	0364-Rev. C, 1	14-Dec-15				

Note

- M^{\star} = 0.052 inches to 0.064 inches (dimension including protrusion), heatsink hole for HVM

Packag	je Picture
ASE	Xi'an

Revison: 14-Dec-15

Tesis publicada con autoritation de autor change without notice. The products described herein and this document No olvide citar esta tesis ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Material Category Policy

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as Halogen-Free follow Halogen-Free requirements as per JEDEC JS709A standards. Please note that some Vishay documentation may still make reference to the IEC 61249-2-21 definition. We confirm that all the products identified as being compliant to IEC 61249-2-21 conform to JEDEC JS709A standards.

Revision: 02-Oct-12



The Chamberlain Group, Inc. 845 Larch Avenue Elmhurst, Illinois 60126-1196 www.liftmaster.com





Models: MADCBB, MATDCBB, MASDCBB & MASTDCBB

(MEGA ARM, MEGA ARM TOWER, MEGA SPRINT & MEGA SPRINT TOWER)

1/2 HP COMMERCIAL DUTY PARKING GATE OPERATOR

INSTALLATION AND SERVICE MANUAL

IMPORTANT: Read and understand Warranty Page first. Batteries (included) MUST be connected for proper operation of unit. Use (2) LiftMaster 12Vdc 7AH (Part # MBAT).

TABLE OF CONTENTS

INTRODUCTION

Safety Symbol and	d Signal Wor	d Review	 	3
Tools Needed For	Installation		 	3
Unit Overview			 	3

INSTALLATION

Concrete Pad	
Anchors	
Conduits	
Dimensions	

WIRING AND HOOKUP

AC Power Hookup (120/230 Vac)7	
Input Commands 1-8	
Accessory and Relay Connections	
Battery Installation	
Master/Second Wiring	

REVERSING ARM DIRECTION

Reversing the Direction of the Arm	
------------------------------------	--

TIMERS AND MODE SELECTIONS S1 & S2

Mode Selections - S110
Fast Run Timer - S110
Close Timer Selection - S210
Mode Selections - S210

INSTALL THE RECEIVER

.11
.11
.11
.11

ADJUSTMENT

Instant Reverse Device (IRD)1	2
Gate Arm Leveling1	2

OPERATION AND MAINTENANCE

Important Safety Instructions12
General Service
Shear Pin Replacement
Battery Disposal
Battery Replacement
Battery Maintenance/Testing13
Battery Handling/Storage13

TROUBLESHOOTING

Battery Checkout	.14
Gate Not Operating	
Troubleshooting Chart	.14

SUGGESTED LOOP SENSOR LOCATIONS

Free Exit Operation15
Entry With Access Control Device
Dual Direction

TRAP INSTRUCTIONS16

SEQUENCE ACCESS MANAGEMENT SYSTEM (SAMS)

SAMS With Other Operators	17
SAMS Two Mega Arms with "Memory"	

CONTROL BOARD LAYOUT

Input Locations18
MEGA ARM UL PARTS LIST Part Numbers and Descriptions19Parts Shipped19Mega Arm Tower Unique Parts List19Mega Arm Options Parts List19
ACCESSORIES
OPERATOR NOTES
WARRANTY POLICY AND REGISTRATION
REPAIR PARTS AND SERVICE

INTRODUCTION

WARNING

Mechanical

Electrical

CAUTION

When you see these Safety Symbols and Signal Words on the following pages, they will alert you to the possibility of *serious injury* or *death* if you do not comply with the warnings that accompany them. The hazard may come from something mechanical or from electric shock. Read the warnings carefully.

When you see this Signal Word on the following pages, it will alert you to the possibility of damage to your gate and/or the gate operator if you do not comply with the cautionary statements that accompany it. Read them carefully.

UNIT OVERVIEW

The LiftMaster model MEGA ARM barrier style parking gate operator is unique in the industry. Setting the MEGA ARM apart are many features that make it the front runner in its class:

- Built in battery run inherent 24 Vdc backup power with regulated 24 Vdc for accessories.
- High torque 24 volt Permanent Magnet DC motor.
- Full service controller with eight inputs and LED indicators for loops, card reader, radio, etc.
- · Reversible arm direction for right or left handed operation.
- Instant Reverse Device (IRD) monitor senses obstructions during motion.
- Automatic open of gate arm when power is lost if desired (with 15 sec. delay selection).
- Raise gate input memory will memorize multiple vehicles ideal for bar code scanners and AVI.
- Ability to STOP arm in close travel if tail-gating is sensed at close loop.
- Anti-tail gate alarm fires K1 relay to trigger a warning device when tail-gating is sensed.
- SAMS with "memory" allows Mega Arm to open a slide/swing gate first then raises arm.
- Break away mount design for the 12-15' x 3" tubular aluminum boom arm.
- Dynamic motor braking to preserve arm positioning.
- All rust proof aluminum construction with white powder coat baked on enamel.

IMPORTANT NOTE

- BEFORE attempting to install, operate or maintain the operator, you must read and fully understand this manual and follow all safety instructions.
- DO NOT attempt repair or service of your commercial door and gate operator unless you are an Authorized Service Technician.

TOOLS NEEDED FOR INSTALLATION

During assembly, installation and adjustment of the operator the tools listed below may be needed.

- Wrench or Socket Set
- Phillips Head Screwdriver
- C Clamps
- Level
- Small Screwdriver
- T25 Torx Head Screwdriver
- Molded Polyethylene UV stabilized cover never needs wax or paint (excludes towers).
- Direct drive gear reducer eliminates many parts that might otherwise fail.
- State of the art MOSFET motor drive technology, NO contactors or relays.
- · Soft start and stop in open and close travel motions.
- No limit switches to fail uses magnetic (Hall Effect) sensors to monitor arm position.
- Maximum Run Timer for motor with anti-tamper protection in closing direction.
- Each unit configurable as master or second operator.
- Safe 24 Vdc low voltage motor and control wiring.
- LED diagnostics for easy trouble shooting.
- Closing timer adjustable from 1-31 seconds with on/off selection.
- Transient voltage protection on all inputs.
- Capable of being powered from 120 or 230 Vac, or UL Listed Class 2 Solar Power.
- On 120 Vac installations, unswitched duplex outlet gives convenient supply for 120 Vac accessories.
- 10 year perforation warranty on cover and chassis with 2 years on electronics and mechanism.

NOTE: If the operator is installed in a region where temperatures regularly go below 30° F then it is recommended that the optional heater is installed. Refer to the accessory page.

UL325 MODEL CLASSIFICATIONS

CLASS I - RESIDENTIAL VEHICULAR GATE OPERATOR -

A vehicular gate operator (or system) intended for use in a home of one-to four single family dwellings, or a garage or parking area associated therewith.

CLASS II – COMMERCIAL/GENERAL ACCESS VEHICULAR GATE OPERATOR

A vehicular gate operator (or system) intended for use in a commercial location or building such as a multi-family housing unit (five or more single family units) hotel, garage, retail store or other building servicing the general public.

CLASS III – INDUSTRIAL/LIMITED ACCESS VEHICULAR GATE OPERATOR

A vehicular gate operator (or system) intended for use in a industrial location or building such as a factory or loading dock area or other location not intended to service the general public.

CLASS IV – RESTRICTED ACCESS VEHICULAR GATE OPERATOR

A vehicular gate operator (or system) intended for use in a guarded industrial location or building such as an airport security area or other restricted access locations not servicing the general public, in which unauthorized access is prevented via supervision by security personnel.

SAFETY ACCESSORY SELECTION

All UL325 compliant LiftMaster gate operators will accept external entrapment protection devices to protect people from motorized gate systems. UL325 requires that the type of entrapment protection correctly matches each gate application. Below are the six types of entrapment protection systems recognized by UL325 for use on this operator.

ENTRAPMENT PROTECTION TYPES

- Type A: Inherent obstruction sensing system, self-contained within the operator. This system must sense and initiate the reverse of the gate within two seconds of contact with a solid object.
- Type B1: Connections provided for a non-contact device, such as a photoelectric eye can be used as a secondary protection.
- Type B2: Connections provided for a contact sensor. A contact device such as a gate edge can be used for secondary protection.
- Type C: Inherent adjustable clutch or pressure relief valve.
- Type D: Connections provided for a control requiring continuous pressure to operate the operator open and close.
- Type E: Built-in audio alarm. Examples include sirens, horns or buzzers.

NOTE: UL requires that all installations must have warning signs placed in plain view on both sides of the gate to warn pedestrians of the dangers of motorized gate systems.




UL325 ENTRAPMENT PROTECTION REQUIREMENTS

1	GATE OPERATOR ENTRAPMENT PROTECTION					
	UL325 Installation	Slide Gate Operator		Swing & Gate Barrier (Arm) Operator		
	Class	Primary Type	Secondary Type	Primary Type	Secondary Type	
	Class I & II	А	B1, B2 or D	A or C	A, B1, B2, or C	
	Class III	A, B1 or B2	A, B1, B2, D or E	A, B1, B2 or C	A, B1, B2, C, D or E	
	Class IV	A, B1, B2 or D	A, B1, B2, D or E	A, B1, B2, C or D	A, B1, B2, C, D or E	

The chart above illustrates the entrapment protection requirements for each of the four UL325 classes.

In order to complete a proper installation you must satisfy the entrapment protection chart shown above. That means that the installation must have one primary means of entrapment protection and one independent secondary means of entrapment protection. Both primary and secondary entrapment protection methods must be designed, arranged or configured to protect against entrapments in both the open and close directions of gate travel.

For Example: For a slide gate system that is installed on a single-family residence (UL325 Class I) you must provide the following: As your primary type of entrapment protection you must provide Type A inherent (built into the operator) entrapment sensing and at least one of the following as your secondary entrapment protection: Type B1- Non-contact sensors such as photoelectric eyes, Type B2- Contact sensors such as gate edges or Type D- Constant pressure control.



SAFETY INSTALLATION INFORMATION

- 1. Vehicular gate systems provide convenience and security. Gate systems are comprised of many component parts. The gate operator is only one component. Each gate system is specifically designed for an individual application.
- 2. Gate operating system designers, installers and users must take into account the possible hazards associated with each individual application. Improperly designed, installed or maintained systems can create risks for the user as well as the bystander. Gate systems design and installation must reduce public exposure to potential hazards.
- 3. A gate operator can create high levels of force in its function as a component part of a gate system. Therefore, safety features must be incorporated into every design. Specific safety features include:
 - Gate Edges
 - Guards for Exposed Rollers Screen Mesh Vertical Posts
- Photoelectric Sensors
- Instructional and Precautionary Signage

- 4. Install the gate operator only when:
 - a. The operator is appropriate for the construction and the usage class of the gate.
 - b. All openings of a horizontal slide gate are guarded or screened from the bottom of the gate to a minimum of 4' (1.2 m) above the ground to prevent a 2 1/4" (6 cm) diameter sphere from passing through the openings anywhere in the gate, and in that portion of the adjacent fence that the gate covers in the open position.
 - c. All exposed pinch points are eliminated or guarded, and guarding is supplied for exposed rollers.
- 5. The operator is intended for installation only on gates used for vehicles. Pedestrians must be supplied with a separate access opening. The pedestrian access opening shall be designed to promote pedestrian usage. Locate the gate such that persons will not come in contact with the vehicular gate during the entire path of travel of the vehicular gate.
- 6. The gate must be installed in a location so that enough clearance is supplied between the gate and adjacent structures when opening and closing to reduce the risk of entrapment. Swinging gates shall not open into public access areas.
- 7. The gate must be properly installed and work freely in both directions prior to the installation of the gate operator.
- 8 Controls intended for user activation must be located at least six feet (6') away from any moving part of the gate and where the user is prevented from reaching over, under, around or through the gate to operate the controls. Outdoor or easily accessible controls shall have a security feature to prevent unauthorized use.
- 9. The Stop and/or Reset (if provided separately) must be located in the line-of-sight of the gate. Activation of the reset control shall not cause the operator to start.
- 10. A minimum of two (2) WARNING SIGNS shall be installed, one on each side of the gate where easily visible.
- 11. For a gate operator utilizing a non-contact sensor:
 - a. Reference owner's manual regarding placement of non-contact sensor for each type of application.
 - b. Care shall be exercised to reduce the risk of nuisance tripping, such as when a vehicle trips the sensor while the gate is still moving.
 - c. One or more non-contact sensors shall be located where the risk of entrapment or obstruction exists, such as the perimeter reachable by a moving gate or barrier.
- 12. For a gate operator utilizing a contact sensor such as an edge sensor:
 - a. One or more contact sensors shall be located where the risk of entrapment or obstruction exists, such as at the leading edge. trailing edge and post mounted both inside and outside of a vehicular horizontal slide gate.
 - b. One or more contact sensors shall be located at the bottom edge of a vehicular vertical lift gate.
 - c. A hard wired contact sensor shall be located and its wiring arranged so the communication between the sensor and the gate operator is not subject to mechanical damage.
 - d. A wireless contact sensor such as the one that transmits radio frequency (RF) signals to the gate operator for entrapment protection functions shall be located where the transmission of the signals are not obstructed or impeded by building structures, natural landscaping or similar obstruction. A wireless contact sensor shall function under the intended end-use conditions.
 - e. One or more contact sensors shall be located on the inside and outside leading edge of a swing gate. Additionally, if the bottom edge of a swing gate is greater than 6" (152 mm) above the ground at any point in its arc of travel, one or more contact sensors shall be located on the bottom edge.
 - f. One or more contact sensors shall be located at the bottom edge of a vertical barrier (arm).

INSTALLATION

CONCRETE PAD

The concrete pad for operator mounting should be approximately 24"x24"x24" in order to provide adequate weight and structure to insure proper and stable operation. Pad should be 6" above finished grade or even with top of curb if one is present. (**NOTE:** Pad should always extend below frost line in regions where ground will freeze.)

ANCHORS (MOUNTING UNIT)

Proper anchors for fastening operator to pad will be a 1/2"x6" wedge anchor patterned to match the mounting base of the unit. They should be installed with approximately 1 1/4" showing above concrete surface in order to allow for the 1/2" thick base plate as well as washers for leveling.


NOTES:


- For automotive use only, no motorcycles, bicycles or pedestrians.
- Heater option MUST be used if temperature is 30° or below.
- Heater option available for 120 Vac units only. See accessory page for heater part number.

CONDUITS


Conduits should be restricted to fit the 3 1/2"x3 1/2" opening in pedestal base and 10 1/4" x 8 1/4" for the tower base. Location on pad should be centered and spaced approximately 6" from edge of pad on drive way side (in order to get the most reach out of arm). Separate conduits to be included should be 120/230 Vac main power, low voltage control wiring and one or two extra for loop sensor leads. Conduit size should be limited to 1/2" when possible to reduce crowding if more than four are needed. All conduits must be UL approved.


TOWER CABINET DIMENSIONS






UNIT DIMENSIONS





Pad (24" x 24" x 24")



Tower Foot Print of Base on Pad

WIRING AND HOOKUP

To reduce the risk of SEVERE INJURY or DEATH:

- ANY maintenance to the operator or in the area near the operator MUST not be performed until disconnecting the electrical power and locking-out the power via the operator power switch. Upon completion of maintenance the area MUST be cleared and secured, at that time the unit may be returned to service.
- Disconnecting power at the fuse box BEFORE proceeding. Operator MUST be properly grounded and connected in accordance with local electrical codes. **NOTE:** The operator should be on a separate fused line of adequate capacity.
- ALL electrical connections MUST be made by a qualified individual.

AC POWER HOOKUP (120/230 Vac)


Be sure your main power is OFF before attempting to hook up the AC power. The AC wiring should be attached to the wires exiting the conduit or pedestal post. Only use U.L. approved 14AWG (or larger) 600 volt insulated wire.

NOTE: Do not connect any of the AC power wires directly to the electronic control board. Connect the batteries after the AC power is restored.

- DO NOT install any wiring or attempt to run the operator without consulting the wiring diagram. We recommend that you Install an optional reversing edge BEFORE proceeding with the control station installation.
- ALL power wiring should be on a dedicated circuit and well protected. The location of the power disconnect should be visible and clearly labeled.
- ALL power and control wiring MUST be run in separate conduit.
- BEFORE installing power wiring or control stations be sure to follow all specifications and warnings described below. Failure to do so may result in SEVERE INJURY to persons and/or damage to operator.

120 Vac

Connect the BLACK wire to the incoming 120 Vac hot lead and connect the WHITE wire to the incoming neutral lead. Connect the GREEN wire to the ground.



Please purchase the 120 to 230 Vac conversion kit for 230 Vac operation. See Accessory page.

INPUT COMMANDS CONNECTIONS

Use common and normally open contacts from devices connected to these inputs. Control wire connections at low voltage terminal strip will be at the top of the electronic control board. Make connections to the appropriate points for the desired operation, see Control Board Layout page 18. Wires should be UL approved 600 volt rated and at least 18 AWG. They are to be routed through the upper grommet in chassis to avoid chafing. All external control devices must have normally open dry contacts.

CAUTION: DO NOT CONNECT ANY DEVICE WHICH WOULD DELIVER ANY VOLTAGE OF ANY KIND TO THESE TERMINALS.

Terminals 9, 10, 11, 12 are the commons (0 Vdc) used to activate the following inputs:

1, **2**, **3 OPEN**: These inputs will trigger gate open when pulsed or hold gate open with maintained contact. When released gate will close if closing timer is on or if close input is given.

4, AUXILIARY OPEN: Same as 1, 2 and 3 with S2 switch 6 off. With S2 switch 6 on, this input will memorize multiple vehicles and not allow gate to close until the final vehicle in memory crosses the close loop. Use with laser scanners or card readers and (transmitters with timed anti-pass back). With S1 switch 5 on, this input becomes a momentary **pulse open, pulse close**.

5, **SAFETY:** This input is generally not used with the MEGA ARM. If used its function is to make gate reverse and go back to the open position if it was closing. Input is disabled when gate is closed.

6, **CLOSE**: When used with a vehicle detector, it is recommended that the presence contacts (N.O. & C.) be used for the close input. This input will close gate after input is applied and then removed. It will stop the open cycle and reverse gate to close. (Example: Car crosses over close loop before arm reaches full open position- gate will reverse and close). (*NOTE: The close input also acts as a safety-stop in that if gate is closing and a tailgater is sensed at the close input, the gate WILL STOP its closing motion and not continue to close until the close input is removed or gate is re-opened).*

7, BACK-AWAY (FREE EXIT INPUT): This input is used as a free exit input to open gate. When input is active, gate will open and close immediately once input is removed. (EXAMPLE: Car pulls up to exit loop, gate opens; car "backs-away" from exit loop and gate closes).

8, **SHADOW (SAMS):** Used to monitor an auxiliary open limit switch of another operator in the same lane. SAMS with memory feature, see page 18.

9, 10, 11,12 - COMMON: These are the commons (0 Vdc) to be used to activate above inputs.

NOTE: Above inputs are tied to LED indicators to show input command activity.

ACCESSORY AND RELAY CONNECTIONS

These terminals will provide battery backed power to 24 Vdc devices and are located at the bottom of the electronic control board at J4 terminals 1 and 2. Terminal 1 is 24 Vdc (+) and number 2 is 0 Vdc (-). Peripheral CLASS 2 low voltage devices that require 24 Vdc power maybe connected here (500 ma. maximum). EXAMPLE: Vehicle detector, radio receiver.

RELAY OUTPUT K1 - (OPTION)

S1-6 off S1-8 off, relay will fire (latch) when gate is not closed.

S1-6 on S1-8 off, relay will fire when arm is pushed up off of limit switch (use with slip clutch option) and fires relay when a tail-gate is detected by the close loop - ANTI TAIL-GATE ALARM.

S1-6 off S1-8 on, relay will pulse relay when arm reaches full open position.

S1-6 on S1-8 on, relay will only pulse when input is given to J5 1,2,3 inputs. (see page 10).

BATTERY INSTALLATION

HOOKING UP BATTERY LEADS - ALWAYS HOOKUP AND TURN ON AC POWER BEFORE INSTALLING BATTERIES. After turning on AC power, install two new, fully charged 12 volt DC batteries on shelf next to motor. Connect red lead from operator to the positive (RED +) terminal of one battery and black lead from the operator to the (BLACK -) terminal of the OTHER battery. Place the supplied jumper between the remaining terminals of each battery if one is not already in place (Figure 1). (Use LiftMaster MBAT or 29-NP712 for replacement batteries.) Replace in pairs. **WARNING:** Do not run operator without installing the batteries.

MASTER/SECOND WIRING


STEP 1: In a master/second configuration, either unit can be the master. Choose one unit to be the master and then direct all control wiring to it (also install vehicle detectors and receivers in it).

STEP 2: At the MASTER, any input (at J5) with control (detectors, receivers, keypads, timers, etc.) wires to it must also be run to the same terminals of the second. Along with these control wires, both operators MUST share a common ground connection from chassis to chassis (or from common to common, i.e., master gate J5 terminal #12 to second gate J5 terminal #12).

EXAMPLE: If only open and close are used at master then three wires will run between gates (Figure 2).


STEP 3: If it is required that if one gate senses an obstruction, the other reverses also, then 3 additional wires must be run between the master **J3** and second **J3** (Figure 3). These connections are for transmitting IRD (obstruction signals) between both units. This will allow the master or second to inform the other that a closing obstruction has occurred and for it to reverse and open. **SET** switches on **S2**, **1-8** the same on both gates.






Failure to install batteries correctly will cause damage and will not be covered by warranty.

FIGURE 2





IRD - Obstruction Signal Connections Terminal 1 of Master must go to terminal 4 of Second and terminal 1 of Second must go to terminal 4 of Master. Terminal 2 of Master must go to terminal 2 of Second.

REVERSING ARM DIRECTION

REVERSING THE DIRECTION OF THE ARM

The MEGA ARM allows for the "handing" or reversing of the arm's direction of movement in relation to the unit's normal operation. This allows for mounting in tight places or when it is desired to have the arm, when across the driveway, to be in front of the unit or behind the unit when viewed from the traffic flow direction (Figure 1).

WARNING: POWER MUST BE OFF AND NO ARM INSTALLED BEFORE MAKING THESE CHANGES.

STEP 1: Before power up, switch bank S1 switch #7 must be on (Figure 1).


STEP 2: Next, the motor wires on the control board must be reversed. At J4 on the bottom of PCB, the last 2 wires on the right (J4-7, J4-8) normally are blue then orange. They must be reversed to be (J4-7) orange then (J4-8) blue (Figure 2).

STEP 3: After completing the steps above, the cam arm which adjusts the limiting points of the arm's travel must be turned 90 degrees to the left when viewed while standing in front of the control board (Figure 3) (cam arrow now points in the direction of the arm and is level with mount bracket, note the small limit sensors on the back of the PCB).

STEP 4: Now check to make sure that S1 #7 is on (Figure 1), motor wires are reversed, the cam is adjusted, and that the manual open/close switch (S3) is set to close. Next, turn on the AC power and connect the batteries. Now run the gate open and close with the S3 manual switch making sure that the mechanism travels in the proper 90 degrees desired. Once you are totally sure you have the correct operation, you can install the arm

INSTALLATION NOTE: ARMS LONGER THAN 12' MUST USE THE PROPER COUNTER WEIGHT.

FIGURE 1



S1, #7 to be turned ON before power up to enable reverse of arm.

FIGURE 2





FIGURE 3 Arm shown in reversed direction.



Output Shaft of Gear Box

TIMERS AND MODE SELECTIONS S1 & S2

MODE SELECTIONS - SWITCH PACK S1 (5-8)

SWITCH 5: ON -Will allow J5 input #4 to operate as a pulse open/pulse close function.

SWITCH 6: ON -Will fire relay if gate is pushed UP from closed limit, used with clutch option. Also

ANTI TAIL-GATE ALARM, if tailgating is detected by close loop, K1 relay will fire. When using clutch option, turning on S1-6 & S2-7, gate will close by timer whenever forced up.

SWITCH 7: Used to enable arm to work in reverse direction, see page 9.

SWITCH 8: Off will make K1 relay activate during open cycle (use with buzzers, counters, etc.). On will pulse K1 relay when OPEN LIMIT (OLS) is reached (activates a swing or slide gate its lane).

See also page 18, **RELAY OUTPUT-K1**

FAST RUN TIMER - SWITCH PACK S1 (1-4)

The fast run timer sets the time that the operator runs at full speed. The slow start ramp time is fixed. The slow stop ramp time is fixed but can be overrun by the fast run time if not adjusted properly. When adjusting make sure the slow stop ramp completes before the close limit. With all switches off, the default fast run time is 1.5 seconds. Changing settings will adjust fast run timer by 1/8 second increments. (Example: #2 on equals .25 seconds, #4 on equals 1 second. #2 and #4 on equals 1.25 seconds, etc.)

CLOSE TIMER - SWITCH PACK S2 (1-5)

NOTE: Default setting is off.

On the MEGA ARM the switches 1-5 on S2 are for the closing time delay to select the period of time that the gate stays open after the obstruction sensor has reversed and re-opened the arm or if the S2-7 timer to close is turned on. The default will keep the gate up for 4 seconds to allow the vehicle to be moved from the gate arm path. Changing settings 1 - 5 will increase or decrease this hold open time. The default of **3 ON and 1, 2, 4, 5 OFF** will provide a 4 second close time delay.


MODE SELECTIONS - SWITCH PACK S2 (6-8)

SWITCH 6 - INPUT MEMORY: Activates multiple vehicle memory at auxiliary input terminal #4 on J5.

SWITCH 7 - AUTO CLOSE TIMER: Default is **OFF**. On will close gate by timer when all inputs are cleared. Time is set by using S2 1-5 switches. (WARNING: Special care should be used to avoid arm from closing on cars. Use safety loops, stop loops, photo beams and a long enough time delay.)

NOTE: Can be used with multiple vehicle memory buffer to allow gate to close and reset count memory to zero. When using clutch option, turning on S1-6 & S2-7, gate will close by timer whenever forced up.

SWITCH 8 - AUTO OPEN ON POWER FAILURE: When switch number 8 is in the **ON** position, the operator will automatically open the gate approximately 15 seconds after the loss of power. Once power is restored the operator will resume normal operation after the first car passes closing loop or if close timer S2-7 in turned on (it is recommended to allow the gate to close by loop, not by timer).



INSTALL THE RECEIVER

To prevent possible SERIOUS INJURY or DEATH from a moving gate or garage door:

- ALWAYS keep remote controls out of reach of children. NEVER permit children to operate, or play with remote control transmitters.
- Activate gate or door ONLY when it can be seen clearly, is properly adjusted, and there are no obstructions to door travel.
- ALWAYS keep gate or garage door in sight until completely closed NEVER permit anyone to cross path of moving gate or door.

WIRING THE RECEIVER

Contacts 1 and 2 on the receiver terminal strip are for power. The power terminals are unpolarized. Connect terminals 1 and 2 to the accessory power terminals on the J4 terminal strip at the bottom of the logic board (Figure 1).

Contacts 3 and 4 on the receiver terminal strip are for a common and a relay. Connect terminals 3 and 4 to terminals 1 and 10 on the J5 terminal strip at the top of the logic board.

NOTE: Auxiliary Pin 4 can be used for push to open/push to close functionality.

SET SECURITY MODE

The Universal Receiver can be used with up to 15 rolling code remotes or passwords in HIGH security mode. Alternately, it can be used with up to 31 of any type remote in NORMAL security mode, including any combination of rolling code, billion code (390Mhz only), or dip switch remotes.

The jumper must be set at the HIGH position for the receiver to operate in HIGH security mode. It must be set at NORMAL position to operate at the NORMAL mode (Figure 2).

When changing from NORMAL to HIGH security mode, any previous remote codes must be erased. Repeat Steps 2 and 3 in the Programming Section below to reprogram the receiver for each remote control in use.

The receiver is factory set at HIGH.

PROGRAMMING THE REMOTE TO THE RECEIVER

STEP 1: Pry open the front panel of receiver case with a coin or a screwdriver. Re-connect power to opener (Figure 3).

STEP 2: Press and release the "learn" button on the receiver. The learn indicator light will glow steadily for 30 seconds.

STEP 3: Within 30 seconds, press and hold the button on the hand-held remote that you wish to operate your gate.

The opener will now operate when the push button on either the receiver or the remote control is pressed.


Repeat Steps 2 and 3 for each remote control that will be used to operate the gate.


TO ERASE ALL REMOTE CONTROL CODES

Press and hold the "learn" button on the receiver panel until the indicator light turns off (about 6 seconds). All remote codes are now erased. Then follow the steps above to reprogram each remote control.

NOTICE: To comply with FCC and or Industry Canada (IC) rules, adjustment or modifications of this receiver and/or transmitter are prohibited, except for changing the code setting or replacing the battery. THERE ARE NO OTHER USER SERVICEABLE PARTS.

Tested to Comply with FCC Standards FOR HOME OR OFFICE USE. Operation is subject to the following two conditions: (1) this device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.









FIGURE 2

OPENING RECEIVER



ADJUSTMENTS

INSTANT REVERSE DEVICE (IRD)

The reverse device is an internal circuit that continuously monitors the motors current for increased draw. Turning the IRD1 right (CW more sensitive), or left (CCW less sensitive) in small increments will allow sensitivity adjustments (IF ARM DOES NOT REVERSE, DO NOT CONTINUE TO FORCE). The obstruction that you apply should STOP the arm. Adjust sensitivity so that consistent reversal occurs. If the gate stops while opening then the **IRD** is TOO sensitive.

Some slight adjustment either way may be needed so that the gate only reverses when obstructed. If gate is obstructed while closing, the gate will reverse to the open position, time out (using the time delay set at S-2 switches 1-5) and then close. If gate is opening when obstructed, gate will stop its open travel, then will time out and close using the same delay set at S-2.

If S-2 switch number 8 is off (you have programmed the unit to **NOT AUTO RAISE** when power fails), then recheck your adjustments with AC power off to be sure proper operation will be maintained.

NOTES: Instant reverse device (IRD) should be tested monthly to insure proper operation. If adjustments are required, refer to above paragraph.

Adjustments to be done by qualified service persons only.

WARNING

To reduce the risk of SERIOUS INJURY or DEATH:

• Disconnect power BEFORE performing ANY adjustments near drive shaft.

GATE ARM INSTALLATION AND LEVELING

Install arm in gate arm bracket by lining up holes in arm with the slotted holes in bracket. Insert the bolts through the arm and through the bracket. Next install the flat washers then the nylon nuts. (It is recommended the only nylon nuts be used to attach arms).

The magnetic limit cam is pre-adjusted for near proper arm travel, however if leveling of the arm is required this can be done through adjustment to the magnetic cam arm. Note that limit range can be impacted from 85 to 89 degrees by sliding the main board up and down in its slot. Always adjust for a level arm in the **HORIZONTAL POSITION**. There is a small set screw in the side of the cam arm which can be loosened to allow the cam arm magnet to reach the close limit sensor (located on back of controller, H2) earlier or later in its travel.

Continue to open and close the gate while adjusting until a satisfactory horizontal stopping point can be maintained. Afterwards re-secure set screw in cam arm. **NOTE:** In some cases additional adjustments may be required after the belt wears in. When stopping in the open position, the arm will stop just before the full vertical position.

NOTE: To prevent entrapment, allow for two (2) feet minimum clearance past end of arm when in down position.

OPERATION AND MAINTENANCE

IMPORTANT SAFETY INSTRUCTIONS

To reduce the risk of SEVERE INJURY or DEATH:

- 1. READ AND FOLLOW ALL INSTRUCTIONS.
- 2. NEVER let children operate or play with gate controls. Keep the remote control away from children.
- 3. ALWAYS keep people and objects away from the gate. NO ONE SHOULD CROSS THE PATH OF THE MOVING GATE.
- 4. Test the gate operator monthly. The gate MUST reverse on contact with a rigid object or stop when an object activates the non-contact sensors. After adjusting the force or the limit of travel, retest the gate operator. Failure to adjust and retest the gate operator properly can increase the risk of INJURY or DEATH.
- 5. Use the emergency release ONLY when the gate is not moving.
- 6. KEEP GATES PROPERLY MAINTAINED. Read the owner's manual. Have a qualified service person make repairs to gate hardware.
- 7. The entrance is for vehicles ONLY. Pedestrians MUST use separate entrance.
- 8. Disconnect ALL power BEFORE performing ANY maintenance.
- 9. ALL maintenance MUST be performed by a LiftMaster professional.
- **10. SAVE THESE INSTRUCTIONS.**

OPERATION AND MAINTENANCE

Check at the intervals listed in the following chart:

ITEM	PROCEDURE	EVERY 3 MONTHS	EVERY 6 MONTHS	EVERY 12 Months	EVERY 24 Months
Fasteners	Check and tighten as required.		•	•	
Bearings & Shafts	Check for wear and lubricate.	•		•	
Battery Maintenance	Replace batteries.				•

♦ Repeat ALL procedures.

GENERAL SERVICE

- 1. Belt loose or needs replacement, adjust with 4 bolts that support motor to allow 1/4" play.
- 2. Charge voltage for batteries should be 27.5 +0.05, -0 Vdc with batteries disconnected (set with R63, shown on the Control Board Layout page).
- 3. Replace batteries with Liftmaster P/N MBAT batteries. Replace in pairs.

SHEAR PIN REPLACEMENT

If gate arm is vandalized and the tapered pin in the output shaft has been sheared, it must be replaced correctly and with the right pin type. Replacement must be done by always punching out the pin (or pieces) from the small end only. If drilling is required, DO NOT DAMAGE THE SHAFT, use a drill bit smaller than the small hole size of the pin. (Correct pin (P/N MA013) is a 2" pin with a number 6 taper only.)

NEVER USE A BOLT AS A TEMPORARY FIX, *THIS WILL DAMAGE* THE SHAFT AND COLLAR

- 1. Use S-3 to rotate bracket to up position
- 2. Turn off AC power and disconnect batteries small end first.
- 3. Remove gate arm bracket and pieces in collar
- 4. Drive out pin pieces with hammer and punch (Solid sharp blows are better than light ones)
- 5. Reinstall gate arm bracket
- 6. Lightly oil the new pin then insert into collar
- 7. Fully seat pin in shaft by taping on large end
- 8. Reinstall the arm if required
- 9. Turn on AC power and connect batteries
- 10. Turn off S-3 to put gate into operation

To avoid SERIOUS PERSONAL INJURY or DEATH from electrocution, disconnect ALL electric power BEFORE performing ANY maintenance.

BATTERY DISPOSAL

Replaced batteries must be treated as a hazardous waste and disposed of in accordance with State, Local and Federal Regulations. See the battery manufacturer's Material Safety Data Sheets (01-30839 "MSDS Sheets, Battery, Standard").

BATTERY REPLACEMENT

Service Kits are available for battery replacement. Please contact Technical Support (see back of this document for contact information).

BATTERY MAINTENANCE / TESTING

The batteries are maintenance free. However, to insure proper and safe operation, it is recommended that the batteries be replaced every two years. Battery testing is conducted automatically. See the Battery Test Description section for manually initiating the battery test.

BATTERY HANDLING / STORAGE

Refer to the battery manufacturer's Material Safety Data Sheets (01-30839 "MSDS Sheets, Battery, Standard"). LiftMaster does not recommend storage of batteries in the field. Batteries are intended for immediate use.


TROUBLESHOOTING

WARNING - DISCONNECT BATTERIES AND AC POWER BEFORE SERVICING ANY MECHANICAL OR MOVING COMPONENTS.

BATTERY CHECKOUT

When the batteries become weak the gate will begin to run noticeably slower. **NOTE:** Batteries should only be checked when you are sure they have had adequate time to fully charge. Turn off the AC power and run gate for 5 to 10 cycles while observing low battery indicator LED D12. If LED 12 comes ON, batteries are too weak to function properly. If LED 12 does not light, then voltage should be checked as they still maybe near failure. Correct voltage is approximately 24.5Vdc. **NOTE:** If LED D12 does light, gate will open to conserve batteries in this test or in a real power loss, even if mode switch 8 on S2 is off. Return of AC power will clear low battery indicator. Correct charge voltage is 27.5 Vdc with batteries not connected (set with R63, shown on the Control Board Layout page).

GATE NOT OPERATING



SUGGESTED LOOP SENSOR LOCATIONS

FREE EXIT ON VEHICLE APPROACH

Gate will open when sensed by exit loop and then close once the close loop is cleared. If the vehicle pulls up to the exit loop and then backs away, it will close (Figure 1).

Space between loops will be 4' to 10'.

Terminal #7 is backaway (free exit).

Terminal #6 is close input.

ENTRY WITH ACCESS CONTROL DEVICE

Gate will open when activated by an access control device. When vehicle passes and clears close loop, gate will close (Figure 2).

NOTE: If a second vehicle tail-gates and is sensed at the close loop, gate will stop its closing motion until loop is cleared again.

Terminal #6 is close input.

Terminals #1, 2, and 3 are open inputs.

DUAL DIRECTION AS ENTRY OR FREE EXIT

Dual direction is a combination of both of the above configurations to provide the ability for traffic to enter or exit in the same lane (Figure 3).


Space between loops will be 4' to 10'.

DO NOT ALLOW CONTROL DEVICES TO BE WITHIN 10' OF GATE OR OPERATOR

RECOMMENDATION 1: If vehicle detectors are used to open or close the gate, use of the presence contacts are recommended. Using the pulse contacts will **REDUCE** the gate's safe operation.

RECOMMENDATION 2: If closing timer is to be used, use **ONLY** on a dedicated free exit.

RECOMMENDATION 3: Close loop must be centered under gate arm.



TRAP INSTRUCTIONS

INSTALL THE K1 AUXILIARY RELAY AND CONNECTOR AT MEGA ARM CONNECTED TO THE ACCESS DEVICE

- 1. Press the relay into the K1 location ensuring the pins are properly aligned.
- 2. Press the connector into the J1 connector pins.

INSTALL THE K1 AUXILIARY RELAY AND CONNECTOR AT THE SECOND

- 1. Press the relay into the K1 location ensuring the pins are properly aligned.
- 2. Press the connector into the J1 connector pins.

WIRE THE CONNECTIONS BETWEEN THE OPERATORS

- 1. Connect the Normally open output (NO) of the K1 relay on the trap unit to the OPEN input (J5 term#2) of the second unit.
- 2. Connect the common output (C) of the K1 relay of the trap unit to the common of the second unit (J5 term#12).
- Connect the Normally open output (NO) of the K1 relay on the second unit to the INTERLOCK input of the trap unit (J5 - term#8).
- 4. Connect the common output (C) (J5 term#12) of the second unit to the common of the trap unit (J5 term#12).

SET THE DIP SWITCHES AT THE TRAP OPERATOR


- 1. Set switch bank S1 to 00100001 where 1 is up and 0 is down.
- 2. Set switch bank S2 to 00100010 where 1 is up and 0 is down.


SET THE DIP SWITCHES AT THE SECOND OPERATOR

- 1. Set switch bank S1 to 00100000 where 1 is up and 0 is down.
- 2. Set switch bank S2 to 00100010 where 1 is up and 0 is down.

RECONNECT THE POWER AND TEST

- 1. Reconnect the DC power by replacing the neutral (Black) wire to the battery terminal.
- 2. Reconnect the AC Power to the operator.
- 3. To test, activate the following sequence of inputs:
 - a. Open the trap gate using the access device.
 - b. When the trap gate is open, activate the close loop on the trap operator. The trap gate will close and the second gate should open.
 - c. When the second gate is open, activate the close loop on the second operator. The second gate should close.





SEQUENCE ACCESS MANAGEMENT SYSTEM (SAMS) WITH "MEMORY"

SAMS WITH OTHER OPERATORS

REQUIRES THE K1 RELAY OPTION (Order SAMS KIT)

This feature allows a logical interface between the MEGA ARM barrier gate and a swing, slide, etc. gate operator (or MTC-31). All that is required is 4 wires between the MEGA ARM barrier gate and the other operator. It will be necessary to have one set of dedicated/isolated dry contacts - {C. and N.C.} COMMON and NORMALLY CLOSED be available at the other operator's OPEN LIMIT SWITCH. Most units will require that this EXTRA limit switch be added to their open limit switch assembly (Figure 1).

OPERATION: A one second pulse from access control device to the MEGA ARM will energize its K1 relay sending an open signal to the other operator causing it to open. However, the MEGA ARM's boom will not raise yet. When the other operator reaches its full open limit switch, this will open the COMMON and NORMALLY CLOSED contact on the EXTRA open limit switch. This will allow the original signal from your access control device (that was stored in memory) to now raise the gate arm. As long as the other operator is in the full open position, any additional open pulse sent will in turn energize the MEGA ARM's K1 relay to send another open signal to the other operator as well as cause the arm to raise again if it has closed via a car crossing the MEGA ARM's close loop.

WIRING: Run 2 wires from the other operator's isolated common & normally closed contacts of its open limit switch to the MEGA ARM J5#8 and one of the commons J5, #9-12. Next, run 2 wires from the MEGA ARM's K1 relay (common & normally open) to the other operators common and open input. (WARNING: max of 30 VOLTS at .5 amps through relay). J5 #8 was the unused SHADOW LOOP input on the MEGA ARM. **NOTE:** A separate open device (24 hour timer, toggle switch) can be run to the other operator to control it without raising the gate arm. Tampering with the other operator's safety loops, safety edges and reverse sensors WILL NOT cause the arm to raise if one tripped. The arm will only raise if an intended open signal was sent to the MEGA ARM.

NOTES: For motorized teeth, vertical pivot or overhead operator, leave S1-6, S1-8 OFF (this will keep the K1 relay latched down until the arm reaches the down position. This will keep the other gate operator locked open or teeth locked down until the arm closes completely).

In this mode, if the arm senses an impact, the K1 relay will stay energized holding open (or teeth down) the other operator until the arm times out and closes.

SAMS TWO MEGA ARMS WITH "MEMORY" Requires the K1 relay option (Order SAMS KIT)

NOTE: Can be used when you have two entry gates that you want to **SEQUENCE** with each other. This is when you can only have **ONE** gate raised at a time (bottle neck or gates at a cross street). In this case, which ever one raises first will get first priority, while if the other gets an open signal, it will be **HELD IN MEMORY**, then raise once the first gate closes. This will work if either gate has a telephone entry unit or access device (AVI, prox, etc.).

Connect the K1 relay C and N.O. of each gate to the SHADOW LOOP J5 #8 input and common of the other (Figure 2).

(Leave S1-6 and 8 OFF to allow relay to stay latched.) Tesis publicada con autorización del autor No olvide citar esta tesis **NOTE:** Insert a jumper across the JP2 terminal to allow the SAMS feature to work with the multiple vehicle memory count selection, use the K1 relay to open the sequenced gate (S1-5 off, S2-6 on, jumper across JP2). This allows gate to store input counts via J5 #4 but not raise the arm until the sequenced slide or swing gate has fully opened.

FIGURE 1






FIGURE 2



CONTROL BOARD LAYOUT



INPUT LOCATIONS

Accessory power is 24Vdc regulated rated at 500 ma. [1/2 amp].

NOTE: J5 #8 is now the SAMS with memory input (see page 12).

D11: Heart beat. Shows that processor and program are running properly.

D12: Battery status. See diagnostic procedures.

D14: AC power indicator. Shows that AC power is present.


S3: Manual open. To allow gate to be opened or closed during service of unit. Keep in the "Close" position for normal operation.


F3: 10 amp ATO type fuse for 24Vac input power. (UL listed fuse only.)

F4: 15 amp ATO type fuse for 24Vdc battery input power. (UL listed fuse only.)

18

MEGA ARM UL PARTS LIST





PART NUMBERS AND DESCRIPTIONS

ITEM	PART NUMBER	DESCRIPTION
1	MA001	Controller
2	MA002	Removable Connector
3	MA003	DC Motor - 24 Vdc
4	MBAT	12Vdc 7AH Battery 2 required
5	MA005	Gear Reducer 60:1
6	MA006	Aluminum Chassis
7	MA007	Drive Belt
8	MA008	Reducer Pulley
9	MA009	Motor Pulley
10	MA010	Gate Arm Bracket
11	MA011	Magnet
12	MA012	Cam Arm
13	MA013	Shear Pin

ITEM	PART NUMBER	DESCRIPTION
14	MA014	Bolt and Nut (4) Motor
15	MA015	Transformer
16	MA016	120 Vac Duplex Outlet (120 Vac Only)
17	MA017	Bolt and Nut (4) Reducer
19	MA019	On/Off Switch
*	MA020	Unit Cover for Mega Arm (Not Tower)
*	MA021	Nylon Arm Nuts (2)
*	MA022	Arm Bolts (2)
*	MA023	Gate Arm - 12'
*	73A3	Filter Module
*	74-31243	Surge Suppressor
20	MA036	Collar
21	MA037	Nylon Washer
/ .l		

(*) parts not shown

PARTS SHIPPED	MEGA ARM TOWER UNIQUE PARTS LIST			
ITEM	QTY	ITEM	PART NUMBER	DESCRIPTION
MEGA ARM Operator	1	*	MA020T	Unit Cover for Mega Arm Tower
Controller	1	*	MA020D	Unit Door for Mega Arm Tower
Unit Cover	1			
Installation and Service Manual	1	MEGA	ARM OPTIONS PL	ARTS LIST
Arm Bolts with Washers	2	ITEM	PART NUMBER	DESCRIPTION
Nylon Nuts	10	*	71-TRAP	Trap option
7AH Batteries	2	*	71-SPRINT	Sprint option
		*	71-TRAPSP	Sprint Trap option

ACCESSORIES FOR DC BARRIER ARM OPERATORS

371LM	SECURITY+® Single Button Remote Control: Includes visor clip.	MA023	Aluminum Arm: White, 12' x 3" diameter with warning labels.
373LM	SECURITY+® 3-Button Remote Control:	MA024	Aluminum Arm: 12' x 3" diameter with yellow/black stripes.
	Includes visor clip.	MA024R (Highly Recommended)	Aluminum Arm: 12' x 3" diameter with reflective yellow/black stripes.
		MA021	Nylon Arm Nuts: (Pkg. of 50).
374LM	SECURITY+ [®] 4-Button Remote Control: Includes visor clip.	MA021A	Nylon Arm Nuts: (Pkg. of 50), thin.
		MA031	Adapter Collars: For padded arm option (2 included).
CPT13	Passport™ 1-Button Remote Control: Includes visor clip.	MA025	Round Padded Arm: 12' x 4" diameter, yellow (requires MA031).
CPT33	Passport™ 3-Button Remote Control:	MA026	Replacement Pad: 12' x 4" diameter, yellow.
	Includes visor clip.	MA027	Replacement Arm Tube: 12' x 2" diameter.
CDT42	Decenertill 4 Putter Demote Control	MA028	Round Padded Arm: 14' x 4" diameter, yellow (requires MA031).
CPT43	Passport™ 4-Button Remote Control: Includes visor clip.	MA029	Replacement Pad: 14' x 4", yellow.
Contraction of the second seco		MA030	Replacement Arm Tube: 14' x 4".
A24	24Vdc Loop Detector	MA117	Counter Weight: Required for all 15' arms.
	. have	MA115	Aluminum Gate Arm: White, 15' x 3" (requires MA117).
A57	Wiring Harness: For the A24.	MA116	Aluminum Gate Arm: 15' x 3" with
MA201	Heater Kit: 150 watt with thermostat (MA		yellow/black stripes (requires MA117).
UN201	and MAS only). Heater Kit: 500 watt with thermostat (MAT	MA116R	Aluminum Gate Arm: 15' x 3" with reflective yellow/black stripes (requires MA117).
MA005C	and MATS only). Slip Clutch Option: For Mega Arm Gear Box.	MA034 (Highly Recommended)	Articulating PVC (folding) Arm: 9' with hardware kit.
MA200		MA033	Hardware Kit: (Only for MA034).
IVIALUU	K1 Relay Output Option	MA035	PVC Arm: 9' (Only for MA034).
Sprint Units	Sprint Units Only:		Articulation Aluminum (folding) Arm:
SP8	Sprint Gate Arm: 8' Padded Safety Arm, yellow.		10' without hardware kit, with yellow/black stripes.
SP8 TUBE	Replacement Arm Tube	SAMSKIT	Includes required relay and limits.
SP8 PAD	Replacement Pad: Yellow.	MA230VKIT	Includes surge suppressor, wire jumper, duplex box covers and detailed instructions.

OPERATOR NOTES

OPERATOR NOTES

TENERO
1CMXN

WARRANTY POLICY

(You must read, understand and agree with all items in the limited warranty)

LiftMaster warrants the MEGA ARM-UL to be free of defects in workmanship and materials for a period of 2 years for electronics and mechanical components and includes a 10 year corrosion perforation warranty on the cover and chassis. Warranty will begin from the date of purchase.

LiftMaster reserves the right of final determination as to the existence and causes of any defect or failure. Any part or parts found to be defective and are returned to LiftMaster within the warranty period, shall at our option be repaired or replaced free of charge F.O.B. the factory. Freight is not included at any time on gate arms and chassis. ONLY UPS ground freight is included during the first year of warranty.

The warranty will not apply the following circumstances which are considered beyond our control.

Mis-use, vandalism, accident, neglect, unauthorized repairs or modifications, acts of God (lightning, floods, insect damage, etc.), power surges, units subjected to corrosive environments, incorrect installation or application, the batteries or incorrect battery installation, operation without or failure to use correct battery type, damage to arm bracket and/or gear reducer due to use of incorrect arm.

The warranty set forth above is entirely exclusive and no other warranty whether written or oral, is expressed or implied. LiftMaster specifically disclaims any and all implied warranties, merchantability or fitness for a particular purpose. It is the purchasers sole and exclusive responsibility to determine whether or not the equipment will be suitable for a particular purpose. In no event shall LiftMaster, inc. be held liable for direct, indirect, incidental, special, consequential damages or loss of profits whether based on contract, tort, or any other legal theory during the course of the warranty or at any time there after. The installer and/or end user agree to assume all responsibility for all liability in use of this product, releasing LiftMaster of all liability.

WARNING! MEGA ARM NOT FOR USE WITH BICYCLES OR PEDESTRIANS. YOU MUST PROVIDE APPROPRIATE SIGNAGE BEFORE ACTIVATING THE UNIT. NEVER ALLOW CHILDREN TO PLAY NEAR OR OPERATE AUTOMATIC GATES.

IN ORDER TO INSTALL AND USE THE MEGA ARM, YOU MUST UNDERSTAND AND BE IN <u>FULL</u> UNCONDITIONAL AGREEMENT WITH <u>ALL</u> STIPULATIONS OUTLINED ABOVE. IF YOU ARE NOT IN FULL AGREEMENT, <u>DO NOT</u> PUT UNIT INTO OPERATION. IF OPERATOR <u>IS</u> PUT INTO OPERATION THIS WILL BE CONFIRMATION THAT YOU ARE IN FULL UNCONDITIONAL AGREEMENT WITH ALL OF THE ABOVE STIPULATIONS.

Materials, components, features and specifications are subject to change without notice.

WARRANTY REGISTRATION

MAIL OR FAX THIS PORTION TO LIFTMASTER TO CONFIRM YOUR WARRANTY

NAME OF INSTALLING DEALER		
NAME OF CUSTOMER		
ADDRESS		
CITY		
MODEL	SERIAL NUMBER	
EXPECTED CYCLES PER DAY		
NUMBER OF HOMES OR APARTMENTS		
CONFIGURED AS A(N) 1) VISITOR ENTRAN 2) RESIDENT ENTRA 3) MAIN ENTRANCE 4) EXIT 5) OTHER (EXPLAIN)	NCE	

REPAIR PARTS AND SERVICE

HOW TO ORDER REPAIR PARTS

OUR LARGE SERVICE ORGANIZATION SPANS AMERICA INSTALLATION AND SERVICE INFORMATION SIMPLY DIAL OUR TOLL FREE NUMBER:

1-800-528-2806

www.liftmaster.com

WHEN ORDERING REPAIR PARTS, ALWAYS GIVE THE FOLLOWING INFORMATION:

- PART NUMBER
- PART NAME
- MODEL NUMBER

ADDRESS ORDERS TO:

THE CHAMBERLAIN GROUP, INC. Technical Support Group 6050 S. Country Club Road Tucson, Arizona 85706



MFRC522

Standard performance MIFARE and NTAG frontend

Rev. 3.9 — 27 April 2016 112139 Product data sheet COMPANY PUBLIC

1. Introduction

This document describes the functionality and electrical specifications of the contactless reader/writer MFRC522.

Remark: The MFRC522 supports all variants of the MIFARE Mini, MIFARE 1K, MIFARE 4K, MIFARE Ultralight, MIFARE DESFire EV1 and MIFARE Plus RF identification protocols. To aid readability throughout this data sheet, the MIFARE Mini, MIFARE 1K, MIFARE 4K, MIFARE Ultralight, MIFARE DESFire EV1 and MIFARE Plus products and protocols have the generic name MIFARE.

1.1 Differences between version 1.0 and 2.0

The MFRC522 is available in two versions:

- MFRC52201HN1, hereafter referred to version 1.0 and
- MFRC52202HN1, hereafter referred to version 2.0.

The MFRC522 version 2.0 is fully compatible to version 1.0 and offers in addition the following features and improvements:

- Increased stability of the reader IC in rough conditions
- An additional timer prescaler, see Section 8.5.
- A corrected CRC handling when RX Multiple is set to 1


This data sheet version covers both versions of the MFRC522 and describes the differences between the versions if applicable.

2. General description

The MFRC522 is a highly integrated reader/writer IC for contactless communication at 13.56 MHz. The MFRC522 reader supports ISO/IEC 14443 A/MIFARE and NTAG.

The MFRC522's internal transmitter is able to drive a reader/writer antenna designed to communicate with ISO/IEC 14443 A/MIFARE cards and transponders without additional active circuitry. The receiver module provides a robust and efficient implementation for demodulating and decoding signals from ISO/IEC 14443 A/MIFARE compatible cards and transponders. The digital module manages the complete ISO/IEC 14443 A framing and error detection (parity and CRC) functionality.

The MFRC522 supports MF1xxS20, MF1xxS70 and MF1xxS50 products. The MFRC522 supports contactless communication and uses MIFARE higher transfer speeds up to 848 kBd in both directions.



MFRC522

Standard performance MIFARE and NTAG frontend

The following host interfaces are provided:

- Serial Peripheral Interface (SPI)
- Serial UART (similar to RS232 with voltage levels dependant on pin voltage supply)
- I²C-bus interface

3. Features and benefits

- Highly integrated analog circuitry to demodulate and decode responses
- Buffered output drivers for connecting an antenna with the minimum number of external components
- Supports ISO/IEC 14443 A/MIFARE and NTAG
- Typical operating distance in Read/Write mode up to 50 mm depending on the antenna size and tuning
- Supports MF1xxS20, MF1xxS70 and MF1xxS50 encryption in Read/Write mode
- Supports ISO/IEC 14443 A higher transfer speed communication up to 848 kBd
- Supports MFIN/MFOUT
- Additional internal power supply to the smart card IC connected via MFIN/MFOUT
- Supported host interfaces
 - SPI up to 10 Mbit/s
 - ◆ I²C-bus interface up to 400 kBd in Fast mode, up to 3400 kBd in High-speed mode
 - RS232 Serial UART up to 1228.8 kBd, with voltage levels dependant on pin voltage supply
- FIFO buffer handles 64 byte send and receive
- Flexible interrupt modes
- Hard reset with low power function
- Power-down by software mode
- Programmable timer
- Internal oscillator for connection to 27.12 MHz quartz crystal
- 2.5 V to 3.3 V power supply
- CRC coprocessor
- Programmable I/O pins
- Internal self-test

4. Quick reference data

Table 1. Quick reference data							
Symbol	Parameter	Conditions		Min	Тур	Max	Unit
V _{DDA}	analog supply voltage	$\begin{split} V_{DD(PVDD)} &\leq V_{DDA} = V_{DDD} = V_{DD(TVDD)}; \\ V_{SSA} &= V_{SSD} = V_{SS(PVSS)} = V_{SS(TVSS)} = 0 \ V \end{split}$	[1][2]	2.5	3.3	3.6	V
V _{DDD}	digital supply voltage			2.5	3.3	3.6	V
V _{DD(TVDD)}	TVDD supply voltage			2.5	3.3	3.6	V
V _{DD(PVDD)}	PVDD supply voltage		[3]	1.6	1.8	3.6	V
V _{DD(SVDD)}	SVDD supply voltage	$V_{SSA} = V_{SSD} = V_{SS(PVSS)} = V_{SS(TVSS)} = 0 V$		1.6	-	3.6	V

NXP Semiconductors

MFRC522

Standard performance MIFARE and NTAG frontend

Table 1. Quick reference datacontinued							
Symbol	Parameter	Conditions		Min	Тур	Max	Unit
I _{pd}	power-down current	$V_{DDA} = V_{DDD} = V_{DD(TVDD)} = V_{DD(PVDD)} = 3 V$					
		hard power-down; pin NRSTPD set LOW	<u>[4]</u>	-	-	5	μA
		soft power-down; RF level detector on	<u>[4]</u>	-	-	10	μA
I _{DDD}	digital supply current	pin DVDD; V _{DDD} = 3 V		-	6.5	9	mA
I _{DDA}	analog supply current	pin AVDD; $V_{DDA} = 3$ V, CommandReg register's RcvOff bit = 0		-	7	10	mA
		pin AVDD; receiver switched off; V _{DDA} = 3 V, CommandReg register's RcvOff bit = 1		-	3	5	mA
I _{DD(PVDD)}	PVDD supply current	pin PVDD	[5]	-	-	40	mA
I _{DD(TVDD)}	TVDD supply current	pin TVDD; continuous wave	<u>[6][7][8]</u>	-	60	100	mA
T _{amb}	ambient temperature	HVQFN32		-25	-	+85	°C

Table 1. Quick reference data ...continued

[1] Supply voltages below 3 V reduce the performance in, for example, the achievable operating distance.

- [2] V_{DDA} , V_{DDD} and $V_{DD(TVDD)}$ must always be the same voltage.
- $\label{eq:VDD} [3] \quad V_{DD(PVDD)} \text{ must always be the same or lower voltage than } V_{DDD}.$
- [4] I_{pd} is the total current for all supplies.
- [5] I_{DD(PVDD)} depends on the overall load at the digital pins.
- [6] I_{DD(TVDD)} depends on V_{DD(TVDD)} and the external circuit connected to pins TX1 and TX2.
- [7] During typical circuit operation, the overall current is below 100 mA.
- [8] Typical value using a complementary driver configuration and an antenna matched to 40 Ω between pins TX1 and TX2 at 13.56 MHz.

5. Ordering information

Table 2.	Ordering information
----------	----------------------

Type number	Package					
	Name	Description	Version			
MFRC52201HN1/TRAYB ^[1]	HVQFN32	plastic thermal enhanced very thin quad flat package; no leads; 32 terminal; body $5 \times 5 \times 0.85$ mm	SOT617-1			
MFRC52201HN1/TRAYBM ^[2]	HVQFN32	plastic thermal enhanced very thin quad flat package; no leads; 32 terminal; body $5 \times 5 \times 0.85$ mm	SOT617-1			
MFRC52202HN1/TRAYB ^[1]	HVQFN32	plastic thermal enhanced very thin quad flat package; no leads; 32 terminal; body $5 \times 5 \times 0.85$ mm	SOT617-1			
MFRC52202HN1/TRAYBM ^[2]	HVQFN32	plastic thermal enhanced very thin quad flat package; no leads; 32 terminal; body $5 \times 5 \times 0.85$ mm	SOT617-1			

[1] Delivered in one tray.


[2] Delivered in five trays.

6. Block diagram

The analog interface handles the modulation and demodulation of the analog signals.

The contactless UART manages the protocol requirements for the communication protocols in cooperation with the host. The FIFO buffer ensures fast and convenient data transfer to and from the host and the contactless UART and vice versa.


Various host interfaces are implemented to meet different customer requirements.



NXP Semiconductors

MFRC522


Standard performance MIFARE and NTAG frontend



Rev. 3.9 — 27 April 2016

Standard performance MIFARE and NTAG frontend

7. Pinning information



7.1 Pin description

Table 3.	Pin description		
Pin	Symbol	Type ^[1]	Description
1	I2C	I	I ² C-bus enable input ^[2]
2	PVDD	Р	pin power supply
3	DVDD	Р	digital power supply
4	DVSS	G	digital ground ^[3]
5	PVSS	G	pin power supply ground
6	NRSTPD	I	reset and power-down input:
			power-down: enabled when LOW; internal current sinks are switched off, the oscillator is inhibited and the input pins are disconnected from the outside world
			reset: enabled by a positive edge
7	MFIN	I	MIFARE signal input
8	MFOUT	0	MIFARE signal output
9	SVDD	Р	MFIN and MFOUT pin power supply
10	TVSS	G	transmitter output stage 1 ground
11	TX1	0	transmitter 1 modulated 13.56 MHz energy carrier output
12	TVDD	Р	transmitter power supply: supplies the output stage of transmitters 1 and 2
13	TX2	0	transmitter 2 modulated 13.56 MHz energy carrier output
14	TVSS	G	transmitter output stage 2 ground
15	AVDD	Р	analog power supply

ev. 3.9 — 27 April 2016

Standard performance MIFARE and NTAG frontend

Pin	Symbol	Type ^[1]	Description
16	VMID	Р	internal reference voltage
17	RX	I	RF signal input
18	AVSS	G	analog ground
19	AUX1	0	auxiliary outputs for test purposes
20	AUX2	0	auxiliary outputs for test purposes
21	OSCIN	I	crystal oscillator inverting amplifier input; also the input for an externally generated clock ($f_{clk} = 27.12 \text{ MHz}$)
22	OSCOUT	0	crystal oscillator inverting amplifier output
23	IRQ	0	interrupt request output: indicates an interrupt event
24	SDA	I/O	I ² C-bus serial data line input/output ^[2]
	NSS	I	SPI signal input ^[2]
	RX	I	UART address input ^[2]
25	D1	I/O	test port ^[2]
	ADR_5	I/O	I ² C-bus address 5 input ^[2]
26	D2	I/O	test port
	ADR_4	I	I ² C-bus address 4 input ^[2]
27	D3	I/O	test port
	ADR_3	I	I ² C-bus address 3 input ^[2]
28	D4	I/O	test port
	ADR_2	1	I ² C-bus address 2 input ^[2]
29	D5	I/O	test port
	ADR_1	I	I ² C-bus address 1 input ^[2]
	SCK	I	SPI serial clock input ^[2]
	DTRQ	0	UART request to send output to microcontroller ^[2]
30	D6	I/O	test port
	ADR_0	I	I ² C-bus address 0 input ^[2]
	MOSI	I/O	SPI master out, slave in ^[2]
	MX	0	UART output to microcontroller ^[2]
31	D7	I/O	test port
	SCL	I/O	I ² C-bus clock input/output ^[2]
	MISO	I/O	SPI master in, slave out ^[2]
	ТΧ	0	UART data output to microcontroller ^[2]
32	EA	I	external address input for coding I ² C-bus address ^[2]


[2] The pin functionality of these pins is explained in <u>Section 8.1 "Digital interfaces"</u>.

[3] Connection of heatsink pad on package bottom side is not necessary. Optional connection to pin DVSS is possible.

Standard performance MIFARE and NTAG frontend


8. Functional description

The MFRC522 transmission module supports the Read/Write mode for ISO/IEC 14443 A/MIFARE using various transfer speeds and modulation protocols.





The physical level communication is shown in Figure 5.



The physical parameters are described in Table 4.

Table 4. Communication overview for ISO/IEC 14443 A/MIFARE reader/writer

Communication	Signal type	Transfer speed	Transfer speed					
direction		106 kBd	212 kBd	424 kBd	848 kBd			
Reader to card (send data from the MFRC522 to a card)	reader side modulation	100 % ASK	100 % ASK	100 % ASK	100 % ASK			
	bit encoding	modified Miller encoding	modified Miller encoding	modified Miller encoding	modified Miller encoding			
	bit length	128 (13.56 μs)	64 (13.56 μs)	32 (13.56 μs)	16 (13.56 μs)			
Card to reader (MFRC522 receives	card side modulation	subcarrier load modulation	subcarrier load modulation	subcarrier load modulation	subcarrier load modulation			
data from a card)	subcarrier frequency	13.56 MHz / 16						
	bit encoding	Manchester encoding	BPSK	BPSK	BPSK			


The MFRC522's contactless UART and dedicated external host must manage the complete ISO/IEC 14443 A/MIFARE protocol. <u>Figure 6</u> shows the data coding and framing according to ISO/IEC 14443 A/MIFARE.

Rev. 3.9 — 27 April 2016

NXP Semiconductors

MFRC522

Standard performance MIFARE and NTAG frontend



The internal CRC coprocessor calculates the CRC value based on ISO/IEC 14443 A part 3 and handles parity generation internally according to the transfer speed. Automatic parity generation can be switched off using the MfRxReg register's ParityDisable bit.

8.1 Digital interfaces

8.1.1 Automatic microcontroller interface detection

The MFRC522 supports direct interfacing of hosts using SPI, I²C-bus or serial UART interfaces. The MFRC522 resets its interface and checks the current host interface type automatically after performing a power-on or hard reset. The MFRC522 identifies the host interface by sensing the logic levels on the control pins after the reset phase. This is done using a combination of fixed pin connections. <u>Table 5</u> shows the different connection configurations.

Pin	Interface type						
	UART (input)	SPI (output)	I ² C-bus (I/O)				
SDA	RX	NSS	SDA				
I2C	0	0	1				
EA	0	1	EA				
D7	TX	MISO	SCL				
D6	MX	MOSI	ADR_0				
D5	DTRQ	SCK	ADR_1				
D4	-	-	ADR_2				
D3	-	-	ADR_3				
D2	-	-	ADR_4				
D1	-	-	ADR_5				

Table 5. Connection protocol for detecting different interface types

Rev. 3.9 — 27 April 2016 112139

8.1.2 Serial Peripheral Interface

A serial peripheral interface (SPI compatible) is supported to enable high-speed communication to the host. The interface can handle data speeds up to 10 Mbit/s. When communicating with a host, the MFRC522 acts as a slave, receiving data from the external host for register settings, sending and receiving data relevant for RF interface communication.

An interface compatible with SPI enables high-speed serial communication between the MFRC522 and a microcontroller. The implemented interface is in accordance with the SPI standard.

SCK MOSI MISO NSS Fig 7. SPI connection to host

The timing specification is given in Section 14.1 on page 78.

The MFRC522 acts as a slave during SPI communication. The SPI clock signal SCK must be generated by the master. Data communication from the master to the slave uses the MOSI line. The MISO line is used to send data from the MFRC522 to the master.

Data bytes on both MOSI and MISO lines are sent with the MSB first. Data on both MOSI and MISO lines must be stable on the rising edge of the clock and can be changed on the falling edge. Data is provided by the MFRC522 on the falling clock edge and is stable during the rising clock edge.

8.1.2.1 SPI read data

Reading data using SPI requires the byte order shown in <u>Table 6</u> to be used. It is possible to read out up to n-data bytes.

The first byte sent defines both the mode and the address.

Table 6.	MOSI an	d MISO k	oyte order
----------	---------	----------	------------

Line	Byte 0	Byte 1	Byte 2	То	Byte n	Byte n + 1
MOSI	address 0	address 1	address 2		address n	00
MISO	X[1]	data 0	data 1		data n – 1	data n

[1] X = Do not care.

Remark: The MSB must be sent first.

8.1.2.2 SPI write data

To write data to the MFRC522 using SPI requires the byte order shown in <u>Table 7</u>. It is possible to write up to n data bytes by only sending one address byte.

The first send byte defines both the mode and the address byte.

Table 7.	MOSI and MISO	byte order
----------	---------------	------------

Line	Byte 0	Byte 1	Byte 2	То	Byte n	Byte n + 1
MOSI	address 0	data 0	data 1		data n – 1	data n
MISO	X[1]	X[1]	X[1]		X[1]	X[1]

[1] X = Do not care.

Remark: The MSB must be sent first.

8.1.2.3 SPI address byte

The address byte must meet the following format.


The MSB of the first byte defines the mode used. To read data from the MFRC522 the MSB is set to logic 1. To write data to the MFRC522 the MSB must be set to logic 0. Bits 6 to 1 define the address and the LSB is set to logic 0.

Table 8. Address byte 0 register; address MOSI

7 (MSB)	6	5	4	3	2	1	0 (LSB)
1 = read	address			- A -	4		0
0 = write							

8.1.3 UART interface

8.1.3.1 Connection to a host



Remark: Signals DTRQ and MX can be disabled by clearing TestPinEnReg register's RS232LineEn bit.

8.1.3.2 Selectable UART transfer speeds

The internal UART interface is compatible with an RS232 serial interface.

The default transfer speed is 9.6 kBd. To change the transfer speed, the host controller must write a value for the new transfer speed to the SerialSpeedReg register. Bits BR_T0[2:0] and BR_T1[4:0] define the factors for setting the transfer speed in the SerialSpeedReg register.

The BR_T0[2:0] and BR_T1[4:0] settings are described in <u>Table 9</u>. Examples of different transfer speeds and the relevant register settings are given in <u>Table 10</u>.

BR_Tn	Bit 0	Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7
BR_T0 factor	1	1	2	4	8	16	32	64
BR_T1 range	1 to 32	33 to 64						

Table 9. BR_T0 and BR_T1 settings

Table 10. Selectable UART transfer speeds

Transfer speed (kBd)	SerialSpeed	Reg value	Transfer speed accuracy	
	Decimal	Hexadecimal	(%) <mark>[1]</mark>	
7.2	250	FAh	-0.25	
9.6	235	EBh	0.32	
14.4	218	DAh	-0.25	
19.2	203	CBh	0.32	
38.4	171	ABh	0.32	
57.6	154	9Ah	-0.25	
115.2	122	7Ah	-0.25	
128	116	74h	-0.06	
230.4	90	5Ah	-0.25	
460.8	58	3Ah	-0.25	
921.6	28	1Ch	1.45	
1228.8	21	15h	0.32	

[1] The resulting transfer speed error is less than 1.5 % for all described transfer speeds.

The selectable transfer speeds shown in <u>Table 10</u> are calculated according to the following equations:

If BR_T0[2:0] = 0:

$$transfer \ speed = \frac{27.12 \times 10^6}{(BR_T T 0 + 1)} \tag{1}$$

If BR_T0[2:0] > 0:

transfer speed =
$$\begin{pmatrix} 27.12 \times 10^6 \\ (BR_T 1 + 33) \\ 2^{(BR_T 0 - 1)} \end{pmatrix}$$
 (2)

Remark: Transfer speeds above 1228.8 kBd are not supported.

8.1.3.3 UART framing

Table 11. UART framing


Bit	Length	Value
Start	1-bit	0
Data	8 bits	data
Stop	1-bit	1

Remark: The LSB for data and address bytes must be sent first. No parity bit is used during transmission.

Read data: To read data using the UART interface, the flow shown in <u>Table 12</u> must be used. The first byte sent defines both the mode and the address.

Table 12. Read data byte order

Pin	Byte 0	Byte 1
RX (pin 24)	address	-
TX (pin 31)	-	data 0



Write data: To write data to the MFRC522 using the UART interface, the structure shown in <u>Table 13</u> must be used.

The first byte sent defines both the mode and the address.

Standard performance MIFARE and NTAG frontend

Table 13. Write data byte order

Pin	Byte 0	Byte 1
RX (pin 24)	address 0	data 0
TX (pin 31)	-	address 0




Tesis publicada con autorización del autor No olvide una está resis

Rev. 3.9 — 27 April 2016 112139 © NXP Semiconductors N.V. 2016. All rights reserved.

NXP Semiconductors

Standard performance MIFARE and NTAG frontend



Remark: The data byte can be sent directly after the address byte on pin RX.

Address byte: The address byte has to meet the following format:

The MSB of the first byte sets the mode used. To read data from the MFRC522, the MSB is set to logic 1. To write data to the MFRC522 the MSB is set to logic 0. Bit 6 is reserved for future use, and bits 5 to 0 define the address; see <u>Table 14</u>.

15 of 95

© NXP Semiconductors N.V. 2016. All rights reserved

MFRC522

Al information provided in this document is subject to legal discle Rev. 3.9 — 27 April 2016 112139

Product data sheet COMPANY PUBLIC


Standard performance MIFARE and NTAG frontend

Table 14. Address byte 0 register; address MOSI

7 (MSB)	6	5	4	3	2	1	0 (LSB)
1 = read 0 = write	reserved	address					

8.1.4 I²C-bus interface

An I²C-bus (Inter-IC) interface is supported to enable a low-cost, low pin count serial bus interface to the host. The I²C-bus interface is implemented according to NXP Semiconductors' *I*²C-bus interface specification, rev. 2.1, January 2000. The interface can only act in Slave mode. Therefore the MFRC522 does not implement clock generation or access arbitration.



The MFRC522 can act either as a slave receiver or slave transmitter in Standard mode, Fast mode and High-speed mode.


SDA is a bidirectional line connected to a positive supply voltage using a current source or a pull-up resistor. Both SDA and SCL lines are set HIGH when data is not transmitted. The MFRC522 has a 3-state output stage to perform the wired-AND function. Data on the I²C-bus can be transferred at data rates of up to 100 kBd in Standard mode, up to 400 kBd in Fast mode or up to 3.4 Mbit/s in High-speed mode.

If the I²C-bus interface is selected, spike suppression is activated on lines SCL and SDA as defined in the I²C-bus interface specification.

See <u>Table 155 on page 79</u> for timing requirements.

8.1.4.1 Data validity

Data on the SDA line must be stable during the HIGH clock period. The HIGH or LOW state of the data line must only change when the clock signal on SCL is LOW.




8.1.4.2 START and STOP conditions

To manage the data transfer on the I²C-bus, unique START (S) and STOP (P) conditions are defined.

- A START condition is defined with a HIGH-to-LOW transition on the SDA line while SCL is HIGH.
- A STOP condition is defined with a LOW-to-HIGH transition on the SDA line while SCL is HIGH.

The I²C-bus master always generates the START and STOP conditions. The bus is busy after the START condition. The bus is free again a certain time after the STOP condition.

The bus stays busy if a repeated START (Sr) is generated instead of a STOP condition. The START (S) and repeated START (Sr) conditions are functionally identical. Therefore, S is used as a generic term to represent both the START (S) and repeated START (Sr) conditions.



8.1.4.3 Byte format

Each byte must be followed by an acknowledge bit. Data is transferred with the MSB first; see <u>Figure 16</u>. The number of transmitted bytes during one data transfer is unrestricted but must meet the read/write cycle format.


Rev. 3.9 — 27 April 2016 112139


8.1.4.4 Acknowledge

An acknowledge must be sent at the end of one data byte. The acknowledge-related clock pulse is generated by the master. The transmitter of data, either master or slave, releases the SDA line (HIGH) during the acknowledge clock pulse. The receiver pulls down the SDA line during the acknowledge clock pulse so that it remains stable LOW during the HIGH period of this clock pulse.

The master can then generate either a STOP (P) condition to stop the transfer or a repeated START (Sr) condition to start a new transfer.

A master-receiver indicates the end of data to the slave-transmitter by not generating an acknowledge on the last byte that was clocked out by the slave. The slave-transmitter releases the data line to allow the master to generate a STOP (P) or repeated START (Sr) condition.





Rev. 3.9 — 27 April 2016 112139

8.1.4.5 7-Bit addressing

During the I²C-bus address procedure, the first byte after the START condition is used to determine which slave will be selected by the master.

Several address numbers are reserved. During device configuration, the designer must ensure that collisions with these reserved addresses cannot occur. Check the l^2C -bus specification for a complete list of reserved addresses.

The I²C-bus address specification is dependent on the definition of pin EA. Immediately after releasing pin NRSTPD or after a power-on reset, the device defines the I²C-bus address according to pin EA.

If pin EA is set LOW, the upper 4 bits of the device bus address are reserved by NXP Semiconductors and set to 0101b for all MFRC522 devices. The remaining 3 bits (ADR_0, ADR_1, ADR_2) of the slave address can be freely configured by the customer to prevent collisions with other I²C-bus devices.

If pin EA is set HIGH, ADR_0 to ADR_5 can be completely specified at the external pins according to Table 5 on page 9. ADR_6 is always set to logic 0.

In both modes, the external address coding is latched immediately after releasing the reset condition. Further changes at the used pins are not taken into consideration. Depending on the external wiring, the I²C-bus address pins can be used for test signal outputs.




Fig 16. First byte following the START procedure

8.1.4.6 Register write access

To write data from the host controller using the I²C-bus to a specific register in the MFRC522 the following frame format must be used.

- The first byte of a frame indicates the device address according to the I²C-bus rules.
- The second byte indicates the register address followed by up to n-data bytes.

In one frame all data bytes are written to the same register address. This enables fast FIFO buffer access. The Read/Write (R/\overline{W}) bit is set to logic 0.

Standard performance MIFARE and NTAG frontend


8.1.4.7 Register read access

To read out data from a specific register address in the MFRC522, the host controller must use the following procedure:

- Firstly, a write access to the specific register address must be performed as indicated in the frame that follows
- The first byte of a frame indicates the device address according to the I²C-bus rules
- · The second byte indicates the register address. No data bytes are added
- The Read/Write bit is 0

After the write access, read access can start. The host sends the device address of the MFRC522. In response, the MFRC522 sends the content of the read access register. In one frame all data bytes can be read from the same register address. This enables fast FIFO buffer access or register polling.

The Read/Write (R/W) bit is set to logic 1.



Rev. 3.9 — 27 April 2016 112139

8.1.4.8 High-speed mode

In High-speed mode (HS mode), the device can transfer information at data rates of up to 3.4 Mbit/s, while remaining fully downward-compatible with Fast or Standard mode (F/S mode) for bidirectional communication in a mixed-speed bus system.

8.1.4.9 High-speed transfer

To achieve data rates of up to 3.4 Mbit/s the following improvements have been made to $I^{2}C$ -bus operation.

- The inputs of the device in HS mode incorporate spike suppression, a Schmitt trigger on the SDA and SCL inputs and different timing constants when compared to F/S mode
- The output buffers of the device in HS mode incorporate slope control of the falling edges of the SDA and SCL signals with different fall times compared to F/S mode


8.1.4.10 Serial data transfer format in HS mode

The HS mode serial data transfer format meets the Standard mode I²C-bus specification. HS mode can only start after all of the following conditions (all of which are in F/S mode):

- 1. START condition (S)
- 2. 8-bit master code (00001XXXb)
- 3. Not-acknowledge bit (\overline{A})

When HS mode starts, the active master sends a repeated START condition (Sr) followed by a 7-bit slave address with a R/W bit address and receives an acknowledge bit (A) from the selected MFRC522.


Data transfer continues in HS mode after the next repeated START (Sr), only switching back to F/S mode after a STOP condition (P). To reduce the overhead of the master code, a master links a number of HS mode transfers, separated by repeated START conditions (Sr).



NXP Semiconductors

MFRC522

Standard performance MIFARE and NTAG frontend



8.1.4.11 Switching between F/S mode and HS mode

After reset and initialization, the MFRC522 is in Fast mode (which is in effect F/S mode as Fast mode is downward-compatible with Standard mode). The connected MFRC522 recognizes the "S 00001XXX A" sequence and switches its internal circuitry from the Fast mode setting to the HS mode setting.

The following actions are taken:

- 1. Adapt the SDA and SCL input filters according to the spike suppression requirement in HS mode.
- 2. Adapt the slope control of the SDA output stages.

It is possible for system configurations that do not have other I²C-bus devices involved in the communication to switch to HS mode permanently. This is implemented by setting Status2Reg register's I²CForceHS bit to logic 1. In permanent HS mode, the master code is not required to be sent. This is not defined in the specification and must only be used when no other devices are connected on the bus. In addition, spikes on the I²C-bus lines must be avoided because of the reduced spike suppression.

8.1.4.12 MFRC522 at lower speed modes

MFRC522 is fully downward-compatible and can be connected to an F/S mode I²C-bus system. The device stays in F/S mode and communicates at F/S mode speeds because a master code is not transmitted in this configuration.

8.2 Analog interface and contactless UART

8.2.1 General

The integrated contactless UART supports the external host online with framing and error checking of the protocol requirements up to 848 kBd. An external circuit can be connected to the communication interface pins MFIN and MFOUT to modulate and demodulate the data.

The contactless UART handles the protocol requirements for the communication protocols in cooperation with the host. Protocol handling generates bit and byte-oriented framing. In addition, it handles error detection such as parity and CRC, based on the various supported contactless communication protocols.

Remark: The size and tuning of the antenna and the power supply voltage have an important impact on the achievable operating distance.

8.2.2 TX p-driver

The signal on pins TX1 and TX2 is the 13.56 MHz energy carrier modulated by an envelope signal. It can be used to drive an antenna directly using a few passive components for matching and filtering; see <u>Section 15 on page 81</u>. The signal on pins TX1 and TX2 can be configured using the TxControlReg register; see <u>Section 9.3.2.5 on page 50</u>.

The modulation index can be set by adjusting the impedance of the drivers. The impedance of the p-driver can be configured using registers CWGsPReg and ModGsPReg. The impedance of the n-driver can be configured using the GsNReg register. The modulation index also depends on the antenna design and tuning.

The TxModeReg and TxSelReg registers control the data rate and framing during transmission and the antenna driver setting to support the different requirements at the different modes and transfer speeds.

Bit Tx1RFEn	Bit Force 100ASK	Bit InvTx1RFOn	Bit InvTx1RFOff	Envelope	Pin TX1	GSPMos	GSNMos	Remarks
0	X <u>[1]</u>	X ^[1]	X[1]	X <u>[1]</u>	X[1]	X[1]	X <u>[1]</u>	not specified if RF is switched off
1	0	0) X ^[1]	0	RF	pMod	nMod	100 % ASK: pin TX1
				1	RF	pCW	nCW	pulled to logic 0, independent of the
	0	1	X[1]	0	RF	pMod	nMod	InvTx1RFOff bit
			1	RF	pCW	nCW		
1	1	X ^[1]	0	0	pMod	nMod		
				1	RF_n	pCW	nCW	

Table 15.	Register and bit	settings controlling	the signal on pin TX1
-----------	------------------	----------------------	-----------------------

[1] X = Do not care.

Standard performance MIFARE and NTAG frontend

Bit Tx1RFEn	Bit Force 100ASK	Bit Tx2CW	Bit InvTx2RFOn	Bit InvTx2RFOff	Envelope	Pin TX2	GSPMos	GSNMos	Remarks
0	X <u>[1]</u>	X <u>[1]</u>	X <u>[1]</u>	X <u>[1]</u>	X <u>[1]</u>	X <u>[1]</u>	X <u>[1]</u>	X <u>[1]</u>	not specified if RF is switched off
1 0	0	0	X[1]	0	RF	pMod	nMod	-	
					1	RF	pCW	nCW	_
			1	X[1]	0	RF_n	pMod	nMod	_
					1	RF_n	pCW	nCW	
		1	0	X[1]	X[1]	RF	pCW	nCW	conductance
			1	X <u>[1]</u>	X <u>[1]</u>	RF_n	pCW	nCW	always CW for the Tx2CW bit
	1	0	0	X <u>[1]</u>	0	0	pMod	nMod	100 % ASK: pin
			1		1	RF	pCW	nCW	TX2 pulled to logic 0 (independent of the
			1	X[1]	0	0	pMod	nMod	
					1	RF_n	pCW	nCW	
		1	0	X[1]	X[1]	RF	pCW	nCW	InvTx2RFOn/Inv Tx2RFOff bits)
			1	X[1]	X[1]	RF_n	pCW	nCW	

Table 16. Register and bit settings controlling the signal on pin TX2

[1] X = Do not care.

The following abbreviations have been used in Table 15 and Table 16:

- RF: 13.56 MHz clock derived from 27.12 MHz quartz crystal oscillator divided by 2
- RF_n: inverted 13.56 MHz clock
- GSPMos: conductance, configuration of the PMOS array
- GSNMos: conductance, configuration of the NMOS array
- pCW: PMOS conductance value for continuous wave defined by the CWGsPReg register
- pMod: PMOS conductance value for modulation defined by the ModGsPReg register
- nCW: NMOS conductance value for continuous wave defined by the GsNReg register's CWGsN[3:0] bits
- nMod: NMOS conductance value for modulation defined by the GsNReg register's ModGsN[3:0] bits
- X = do not care.

Remark: If only one driver is switched on, the values for CWGsPReg, ModGsPReg and GsNReg registers are used for both drivers.

8.2.3 Serial data switch

Two main blocks are implemented in the MFRC522. The digital block comprises the state machines, encoder/decoder logic. The analog block comprises the modulator and antenna drivers, the receiver and amplifiers. It is possible for the interface between these two blocks to be configured so that the interfacing signals are routed to pins MFIN and MFOUT.

This topology allows the analog block of the MFRC522 to be connected to the digital block of another device.

The serial signal switch is controlled by the TxSelReg and RxSelReg registers.




Figure 20 shows the serial data switch for p-driver TX1 and TX2.

8.2.4 MFIN and MFOUT interface support

The MFRC522 is divided into a digital circuit block and an analog circuit block. The digital block contains state machines, encoder and decoder logic and so on. The analog block contains the modulator and antenna drivers, receiver and amplifiers. The interface between these two blocks can be configured so that the interfacing signals can be routed to pins MFIN and MFOUT; see Figure 21 on page 28. This configuration is implemented using TxSelReg register's MFOutSel[3:0] and DriverSel[1:0] bits and RxSelReg register's UARTSel[1:0] bits.

This topology allows some parts of the analog block to be connected to the digital block of another device.

Switch MFOutSel in the TxSelReg register can be used to measure MIFARE and ISO/IEC14443 A related signals. This is especially important during the design-in phase or for test purposes as it enables checking of the transmitted and received data.

The most important use of pins MFIN and MFOUT is found in the active antenna concept. An external active antenna circuit can be connected to the MFRC522's digital block. Switch MFOutSel must be configured so that the internal Miller encoded signal is sent to pin MFOUT (MFOutSel = 100b). UARTSel[1:0] must be configured to receive a Manchester signal with subcarrier from pin MFIN (UARTSel[1:0] = 01).


It is possible to connect a passive antenna to pins TX1, TX2 and RX (using the appropriate filter and matching circuit) and an active antenna to pins MFOUT and MFIN at the same time. In this configuration, two RF circuits can be driven (one after another) by a single host processor.

ion provided in this document is subject to legal dis Rev. 3.9 — 27 April 2016 112139

Standard performance MIFARE and NTAG frontend

Remark: Pins MFIN and MFOUT have a dedicated supply on pin SVDD with the ground on pin PVSS. If pin MFIN is not used it must be connected to either pin SVDD or pin PVSS. If pin SVDD is not used it must be connected to either pin DVDD, pin PVDD or any other voltage supply pin.





Rev. 3.9 — 27 April 2016 112139

28 of 95

Tesis publicada con autorización del autor No olvide citar esta tesis

8.2.5 CRC coprocessor

The following CRC coprocessor parameters can be configured:

- The CRC preset value can be either 0000h, 6363h, A671h or FFFFh depending on the ModeReg register's CRCPreset[1:0] bits setting
- The CRC polynomial for the 16-bit CRC is fixed to $x^{16} + x^{12} + x^5 + 1$
- The CRCResultReg register indicates the result of the CRC calculation. This register is split into two 8-bit registers representing the higher and lower bytes.
- The ModeReg register's MSBFirst bit indicates that data will be loaded with the MSB first.

Table 17. CRC coprocessor parameters

Parameter	Value
CRC register length	16-bit CRC
CRC algorithm	algorithm according to ISO/IEC 14443 A and ITU-T
CRC preset value	0000h, 6363h, A671h or FFFFh depending on the setting of the ModeReg register's CRCPreset[1:0] bits

8.3 FIFO buffer

An 8×64 bit FIFO buffer is used in the MFRC522. It buffers the input and output data stream between the host and the MFRC522's internal state machine. This makes it possible to manage data streams up to 64 bytes long without the need to take timing constraints into account.

8.3.1 Accessing the FIFO buffer

The FIFO buffer input and output data bus is connected to the FIFODataReg register. Writing to this register stores one byte in the FIFO buffer and increments the internal FIFO buffer write pointer. Reading from this register shows the FIFO buffer contents stored in the FIFO buffer read pointer and decrements the FIFO buffer read pointer. The distance between the write and read pointer can be obtained by reading the FIFOLevelReg register.

When the microcontroller starts a command, the MFRC522 can, while the command is in progress, access the FIFO buffer according to that command. Only one FIFO buffer has been implemented which can be used for input and output. The microcontroller must ensure that there are not any unintentional FIFO buffer accesses.

8.3.2 Controlling the FIFO buffer

The FIFO buffer pointers can be reset by setting FIFOLevelReg register's FlushBuffer bit to logic 1. Consequently, the FIFOLevel[6:0] bits are all set to logic 0 and the ErrorReg register's BufferOvfl bit is cleared. The bytes stored in the FIFO buffer are no longer accessible allowing the FIFO buffer to be filled with another 64 bytes.

8.3.3 FIFO buffer status information

The host can get the following FIFO buffer status information:

- Number of bytes stored in the FIFO buffer: FIFOLevelReg register's FIFOLevel[6:0]
- FIFO buffer almost full warning: Status1Reg register's HiAlert bit

tev. 3.9 — 27 April 2016

(3)

(4)

Standard performance MIFARE and NTAG frontend

- FIFO buffer almost empty warning: Status1Reg register's LoAlert bit
- FIFO buffer overflow warning: ErrorReg register's BufferOvfl bit. The BufferOvfl bit can only be cleared by setting the FIFOLevelReg register's FlushBuffer bit.

The MFRC522 can generate an interrupt signal when:

- ComIEnReg register's LoAlertIEn bit is set to logic 1. It activates pin IRQ when Status1Reg register's LoAlert bit changes to logic 1.
- ComIEnReg register's HiAlertIEn bit is set to logic 1. It activates pin IRQ when Status1Reg register's HiAlert bit changes to logic 1.

If the maximum number of WaterLevel bytes (as set in the WaterLevelReg register) or less are stored in the FIFO buffer, the HiAlert bit is set to logic 1. It is generated according to Equation 3:

$$HiAlert = (64 - FIFOLength) \le WaterLevel$$

If the number of WaterLevel bytes (as set in the WaterLevelReg register) or less are stored in the FIFO buffer, the LoAlert bit is set to logic 1. It is generated according to Equation 4:

 $LoAlert = FIFOLength \leq WaterLevel$

8.4 Interrupt request system

The MFRC522 indicates certain events by setting the Status1Reg register's IRq bit and, if activated, by pin IRQ. The signal on pin IRQ can be used to interrupt the host using its interrupt handling capabilities. This allows the implementation of efficient host software.

8.4.1 Interrupt sources overview

Table 18 shows the available interrupt bits, the corresponding source and the condition for its activation. The ComIrqReg register's TimerIRq interrupt bit indicates an interrupt set by the timer unit which is set when the timer decrements from 1 to 0.

The ComIrqReg register's TxIRq bit indicates that the transmitter has finished. If the state changes from sending data to transmitting the end of the frame pattern, the transmitter unit automatically sets the interrupt bit. The CRC coprocessor sets the DivIrqReg register's CRCIRq bit after processing all the FIFO buffer data which is indicated by CRCReady bit = 1.

The ComIrqReg register's RxIRq bit indicates an interrupt when the end of the received data is detected. The ComIrqReg register's IdleIRq bit is set if a command finishes and the Command[3:0] value in the CommandReg register changes to idle (see <u>Table 149 on page 70</u>).

The ComIrqReg register's HiAlertIRq bit is set to logic 1 when the Status1Reg register's HiAlert bit is set to logic 1 which means that the FIFO buffer has reached the level indicated by the WaterLevel[5:0] bits.

The ComIrqReg register's LoAlertIRq bit is set to logic 1 when the Status1Reg register's LoAlert bit is set to logic 1 which means that the FIFO buffer has reached the level indicated by the WaterLevel[5:0] bits.

Rev. 3.9 — 27 April 2016 112139

The ComIrqReg register's ErrIRq bit indicates an error detected by the contactless UART during send or receive. This is indicated when any bit is set to logic 1 in register ErrorReg.

Table 16. Interrupt sources						
Interrupt flag	Interrupt source	Trigger action				
IRq	timer unit	the timer counts from 1 to 0				
TxlRq	transmitter	a transmitted data stream ends				
CRCIRq	CRC coprocessor	all data from the FIFO buffer has been processed				
RxIRq	receiver	a received data stream ends				
IdleIRq	ComIrqReg register	command execution finishes				
HiAlertIRq	FIFO buffer	the FIFO buffer is almost full				
LoAlertIRq	FIFO buffer	the FIFO buffer is almost empty				
ErrlRq	contactless UART	an error is detected				

8.5 Timer unit

Table 18

Interrupt sources

The MFRC522A has a timer unit which the external host can use to manage timing tasks. The timer unit can be used in one of the following timer/counter configurations:

- Timeout counter
- Watchdog counter
- Stop watch
- Programmable one shot
- Periodical trigger

The timer unit can be used to measure the time interval between two events or to indicate that a specific event occurred after a specific time. The timer can be triggered by events explained in the paragraphs below. The timer does not influence any internal events, for example, a time-out during data reception does not automatically influence the reception process. Furthermore, several timer-related bits can be used to generate an interrupt.

The timer has an input clock of 13.56 MHz derived from the 27.12 MHz quartz crystal oscillator. The timer consists of two stages: prescaler and counter.

The prescaler (TPrescaler) is a 12-bit counter. The reload values (TReloadVal_Hi[7:0] and TReloadVal_Lo[7:0]) for TPrescaler can be set between 0 and 4095 in the TModeReg register's TPrescaler_Hi[3:0] bits and TPrescalerReg register's TPrescaler_Lo[7:0] bits.

The reload value for the counter is defined by 16 bits between 0 and 65535 in the TReloadReg register.

The current value of the timer is indicated in the TCounterValReg register.

When the counter reaches 0, an interrupt is automatically generated, indicated by the ComIrqReg register's TimerIRq bit setting. If enabled, this event can be indicated on pin IRQ. The TimerIRq bit can be set and reset by the host. Depending on the configuration, the timer will stop at 0 or restart with the value set in the TReloadReg register.

The timer status is indicated by the Status1Reg register's TRunning bit.

The timer can be started manually using the ControlReg register's TStartNow bit and stopped using the ControlReg register's TStopNow bit.

The timer can also be activated automatically to meet any dedicated protocol requirements by setting the TModeReg register's TAuto bit to logic 1.

The delay time of a timer stage is set by the reload value + 1. The total delay time (t_{d1}) is calculated using Equation 5:

$$t_{d1} = \frac{(TPrescaler \times 2 + 1) \times (TReloadVal + 1)}{13.56 MHz}$$
(5)

An example of calculating total delay time (t_d) is shown in Equation 6, where the TPrescaler value = 4095 and TReloadVal = 65535:

$$39.59 s = \frac{(4095 \times 2 + 1) \times (65535 + 1)}{13.56 MHz}$$
(6)

Example: To give a delay time of 25 μ s requires 339 clock cycles to be counted and a TPrescaler value of 169. This configures the timer to count up to 65535 time-slots for every 25 μ s period.

The MFRC522 version 2.0 offers in addition a second prescaler timer. Due to the fact that the prescaler counts down to 0 the prescaler period always count an odd number of clocks (1, 3, 5, ..). This may lead to inaccuracy. The second available prescaler timer implements the possibility to change the prescaler reload value to odd numbers, which results in an even prescaler period. This new prescaler can be enabled only in version 2.0 using the register bit DemodeReg, see <u>Table 72</u>. Within this option, the total delay time (t_{d2}) is calculated using <u>Equation 5</u>:

$$t_{d2} = \frac{(TPrescaler \times 2 + 2) \times (TReloadVal + 1)}{13.56 MHz}$$

(7)

8.6 Power reduction modes

8.6.1 Hard power-down

Hard power-down is enabled when pin NRSTPD is LOW. This turns off all internal current sinks including the oscillator. All digital input buffers are separated from the input pins and clamped internally (except pin NRSTPD). The output pins are frozen at either a HIGH or LOW level.

8.6.2 Soft power-down mode

Soft Power-down mode is entered immediately after the CommandReg register's PowerDown bit is set to logic 1. All internal current sinks are switched off, including the oscillator buffer. However, the digital input buffers are not separated from the input pins and keep their functionality. The digital output pins do not change their state.


During soft power-down, all register values, the FIFO buffer content and the configuration keep their current contents.

After setting the PowerDown bit to logic 0, it takes 1024 clocks until the Soft power-down mode is exited indicated by the PowerDown bit. Setting it to logic 0 does not immediately clear it. It is cleared automatically by the MFRC522 when Soft power-down mode is exited.

Remark: If the internal oscillator is used, you must take into account that it is supplied by pin AVDD and it will take a certain time (t_{osc}) until the oscillator is stable and the clock cycles can be detected by the internal logic. It is recommended for the serial UART, to first send the value 55h to the MFRC522. The oscillator must be stable for further access to the registers. To ensure this, perform a read access to address 0 until the MFRC522 answers to the last read command with the register content of address 0. This indicates that the MFRC522 is ready.

8.6.3 Transmitter power-down mode

The Transmitter Power-down mode switches off the internal antenna drivers thereby, turning off the RF field. Transmitter power-down mode is entered by setting either the TxControlReg register's Tx1RFEn bit or Tx2RFEn bit to logic 0.



8.7 Oscillator circuit

v. 3.9 — 27 April 2016

The clock applied to the MFRC522 provides a time basis for the synchronous system's encoder and decoder. The stability of the clock frequency, therefore, is an important factor for correct operation. To obtain optimum performance, clock jitter must be reduced as much as possible. This is best achieved using the internal oscillator buffer with the recommended circuitry.

If an external clock source is used, the clock signal must be applied to pin OSCIN. In this case, special care must be taken with the clock duty cycle and clock jitter and the clock quality must be verified.

8.8 Reset and oscillator start-up time

8.8.1 Reset timing requirements

The reset signal is filtered by a hysteresis circuit and a spike filter before it enters the digital circuit. The spike filter rejects signals shorter than 10 ns. In order to perform a reset, the signal must be LOW for at least 100 ns.

8.8.2 Oscillator start-up time

If the MFRC522 has been set to a Power-down mode or is powered by a V_{DDX} supply, the start-up time for the MFRC522 depends on the oscillator used and is shown in Figure 23.

The time $(t_{startup})$ is the start-up time of the crystal oscillator circuit. The crystal oscillator start-up time is defined by the crystal.


The time (t_d) is the internal delay time of the MFRC522 when the clock signal is stable before the MFRC522 can be addressed.

The delay time is calculated by:

$$t_d = \frac{1024}{27 \ \mu s} = 37.74 \ \mu s$$

(8)

The time (t_{osc}) is the sum of t_d and $t_{startup}$.



9. MFRC522 registers

9.1 Register bit behavior

Depending on the functionality of a register, the access conditions to the register can vary. In principle, bits with same behavior are grouped in common registers. The access conditions are described in Table 19.

Behavior	Description
read and write	These bits can be written and read by the microcontroller. Since they are used only for control purposes, their content is not influenced by internal state machines, for example the ComIEnReg register can be written and read by the microcontroller. It will also be read by internal state machines but never changed by them.
dynamic	These bits can be written and read by the microcontroller. Nevertheless, they can also be written automatically by internal state machines, for example the CommandReg register changes its value automatically after the execution of the command.
read only	These register bits hold values which are determined by internal states only, for example the CRCReady bit cannot be written externally but shows internal states.
write only	Reading these register bits always returns zero.
~	These registers are reserved for future use and must not be changed. In case of a write access, it is recommended to always write the value "0".
	These register bits are reserved for future use or are for production tests and must not be changed.
	read and write dynamic read only

Table 19. Behavior of register bits and their designation

9.2 Register overview

Address (hex)	Register name	Function	Refer to
Page 0: Co	mmand and status		
00h	Reserved	reserved for future use	Table 21 on page 38
01h	CommandReg	starts and stops command execution	Table 23 on page 38
02h	ComlEnReg	enable and disable interrupt request control bits	Table 25 on page 38
03h	DivlEnReg	enable and disable interrupt request control bits	Table 27 on page 39
04h	ComIrqReg	interrupt request bits	Table 29 on page 39
05h	DivIrqReg	interrupt request bits	Table 31 on page 40
06h	ErrorReg	error bits showing the error status of the last command executed	Table 33 on page 41
07h	Status1Reg	communication status bits	Table 35 on page 42
08h	Status2Reg	receiver and transmitter status bits	Table 37 on page 43
09h	FIFODataReg	input and output of 64 byte FIFO buffer	Table 39 on page 44
0Ah	FIFOLevelReg	number of bytes stored in the FIFO buffer	Table 41 on page 44
0Bh	WaterLevelReg	level for FIFO underflow and overflow warning	Table 43 on page 44
0Ch	ControlReg	miscellaneous control registers	Table 45 on page 45
0Dh	BitFramingReg	adjustments for bit-oriented frames	Table 47 on page 46
0Eh	CollReg	bit position of the first bit-collision detected on the RF interface	Table 49 on page 46
0Fh	Reserved	reserved for future use	Table 51 on page 47
Page 1: Co	ommand	a a a al	
10h	Reserved	reserved for future use	Table 53 on page 47
11h	ModeReg	defines general modes for transmitting and receiving	Table 55 on page 48
12h	TxModeReg	defines transmission data rate and framing	Table 57 on page 48
13h	RxModeReg	defines reception data rate and framing	Table 59 on page 49
14h	TxControlReg	controls the logical behavior of the antenna driver pins TX1 and TX2	Table 61 on page 50
15h	TxASKReg	controls the setting of the transmission modulation	Table 63 on page 51
16h	TxSelReg	selects the internal sources for the antenna driver	Table 65 on page 51
17h	RxSelReg	selects internal receiver settings	Table 67 on page 52
18h	RxThresholdReg	selects thresholds for the bit decoder	Table 69 on page 53
19h	DemodReg	defines demodulator settings	Table 71 on page 53
1Ah	Reserved	reserved for future use	Table 73 on page 54
1Bh	Reserved	reserved for future use	Table 75 on page 54
1Ch	MfTxReg	controls some MIFARE communication transmit parameters	Table 77 on page 55
1Dh	MfRxReg	controls some MIFARE communication receive parameters	Table 79 on page 55
1Eh	Reserved	reserved for future use	Table 81 on page 55
1Fh Page 2: Co	SerialSpeedReg	selects the speed of the serial UART interface	Table 83 on page 55

Standard performance MIFARE and NTAG frontend

Address (hex)	Register name	Function	Refer to
21h	CRCResultReg	shows the MSB and LSB values of the CRC calculation	Table 87 on page 57
22h	-		Table 89 on page 57
23h	Reserved	reserved for future use	Table 91 on page 58
24h	ModWidthReg	controls the ModWidth setting	Table 93 on page 58
25h	Reserved	reserved for future use	Table 95 on page 58
26h	RFCfgReg	configures the receiver gain	Table 97 on page 59
27h	GsNReg	selects the conductance of the antenna driver pins TX1 and TX2 for modulation	Table 99 on page 59
28h	CWGsPReg	defines the conductance of the p-driver output during periods of no modulation	Table 101 on page 60
29h	ModGsPReg	defines the conductance of the p-driver output during periods of modulation	Table 103 on page 60
2Ah	ModeReg defines settings for the internal timer		Table 105 on page 60
2Bh	TPrescalerReg		Table 107 on page 61
2Ch	TReloadReg	defines the 16-bit timer reload value	Table 109 on page 62
2Dh			Table 111 on page 62
2Eh	TCounterValReg	shows the 16-bit timer value	Table 113 on page 63
2Fh			Table 115 on page 63
Page 3: Tes	st register		
30h	Reserved	reserved for future use	Table 117 on page 63
31h	TestSel1Reg	general test signal configuration	Table 119 on page 63
32h	TestSel2Reg	general test signal configuration and PRBS control	Table 121 on page 64
33h	TestPinEnReg	enables pin output driver on pins D1 to D7	Table 123 on page 64
34h	TestPinValueReg	defines the values for D1 to D7 when it is used as an I/O bus	Table 125 on page 65
35h	TestBusReg	shows the status of the internal test bus	Table 127 on page 65
36h	AutoTestReg	controls the digital self test	Table 129 on page 66
37h	VersionReg	shows the software version	Table 131 on page 66
38h	AnalogTestReg	controls the pins AUX1 and AUX2	Table 133 on page 67
39h	TestDAC1Reg	defines the test value for TestDAC1	Table 135 on page 68
3Ah	TestDAC2Reg	defines the test value for TestDAC2	Table 137 on page 68
3Bh	TestADCReg	shows the value of ADC I and Q channels	Table 139 on page 68
3Ch to 3Fh	Reserved	reserved for production tests	Table 141 to Table 147 on page 69

Table 20. MFRC522 register overview ...continued

9.3 Register descriptions

9.3.1 Page 0: Command and status

9.3.1.1 Reserved register 00h

Functionality is reserved for future use.

Table 21. Reserved register (address 00h); reset value: 00h bit allocation

Bit	7	6	5	4	3	2	1	0	
Symbol		reserved							
Access				-					

Table 22. Reserved register bit descriptions

Bit	Symbol	Description
7 to 0	- N. I. I.	reserved

9.3.1.2 CommandReg register

Starts and stops command execution.

Table 23. CommandReg register (address 01h); reset value: 20h bit allocation

Bit	7	7 6		4	3 2		1	0
Symbol:	rese	rved	RcvOff	PowerDown		Comma	and[3:0]	
Access:			R/W	D		[2	

Table 24. CommandReg register bit descriptions

Bit	Symbol	Value	Description
7 to 6	reserved	-	reserved for future use
5	RcvOff	1	analog part of the receiver is switched off
4	PowerDown	1	Soft power-down mode entered
		0	MFRC522 starts the wake up procedure during which this bit is read as a logic 1; it is read as a logic 0 when the MFRC522 is ready; see Section 8.6.2 on page 33
			Remark: The PowerDown bit cannot be set when the SoftReset command is activated
3 to 0	Command[3:0]	-	activates a command based on the Command value; reading this register shows which command is executed; see <u>Section 10.3 on page 70</u>

9.3.1.3 ComlEnReg register

Control bits to enable and disable the passing of interrupt requests.

Table 25. ComIEnReg register (address 02h); reset value: 80h bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	lRqInv	TxIEn	RxIEn	IdleIEn	HiAlertIEn	LoAlertIEn	ErrIEn	TimerIEn
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Standard performance MIFARE and NTAG frontend

Bit	Symbol	Value	Description
7	lRqInv	1	signal on pin IRQ is inverted with respect to the Status1Reg register's IRq bit
		0	signal on pin IRQ is equal to the IRq bit; in combination with the DivIEnReg register's IRqPushPull bit, the default value of logic 1 ensures that the output level on pin IRQ is 3-state
6	TxlEn	-	allows the transmitter interrupt request (TxIRq bit) to be propagated to pin IRQ
5	RxIEn	-	allows the receiver interrupt request (RxIRq bit) to be propagated to pin IRQ
4	IdleIEn	-	allows the idle interrupt request (IdleIRq bit) to be propagated to pin IRQ
3	HiAlertIEn	1	allows the high alert interrupt request (HiAlertIRq bit) to be propagated to pin IRQ
2	LoAlertIEn	5	allows the low alert interrupt request (LoAlertIRq bit) to be propagated to pin IRQ
1	ErrlEn	-	allows the error interrupt request (ErrIRq bit) to be propagated to pin IRQ
0	TimerlEn		allows the timer interrupt request (TimerIRq bit) to be propagated to pin IRQ

Table 26. ComIEnReg register bit descriptions

9.3.1.4 DivIEnReg register

Control bits to enable and disable the passing of interrupt requests.

Table 27. DivlEnReg register (address 03h); reset value: 00h bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	IRQPushPull	rese	rved	MfinActIEn	reserved	CRCIEn	rese	rved
Access	R/W			R/W	-	R/W	-	

Table 28. DivIEnReg register bit descriptions

Bit	Symbol	Value	Description
7	IRQPushPull	1	pin IRQ is a standard CMOS output pin
0		0	pin IRQ is an open-drain output pin
6 to 5	reserved	-	reserved for future use
4	MfinActIEn	-	allows the MFIN active interrupt request to be propagated to pin IRQ
3	reserved	-	reserved for future use
2	CRCIEn	-	allows the CRC interrupt request, indicated by the DivIrqReg register's CRCIRq bit, to be propagated to pin IRQ
1 to 0	reserved	-	reserved for future use

9.3.1.5 ComlrqReg register

Interrupt request bits.

Table 29. ComlrqReg register (address 04h); reset value: 14h bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	Set1	TxIRq	RxIRq	IdleIRq	HiAlertIRq	LoAlertIRq	ErrlRq	TimerIRq
Access	W	D	D	D	D	D	D	D

Standard performance MIFARE and NTAG frontend

Table 30. ComIrqReg register bit descriptions

All bits in the ComIrqReg register are cleared by software.

Bit	Symbol	Value	Description
7	Set1	1	indicates that the marked bits in the ComIrqReg register are set
		0	indicates that the marked bits in the ComIrqReg register are cleared
6	TxIRq	1	set immediately after the last bit of the transmitted data was sent out
5	RxIRq	1	receiver has detected the end of a valid data stream
			if the RxModeReg register's RxNoErr bit is set to logic 1, the RxIRq bit is only set to logic 1 when data bytes are available in the FIFO
4	IdleIRq	1	If a command terminates, for example, when the CommandReg changes its value from any command to the Idle command (see <u>Table 149 on page 70</u>)
		1	if an unknown command is started, the CommandReg register Command[3:0] value changes to the idle state and the IdleIRq bit is set
	1	1	The microcontroller starting the Idle command does not set the IdleIRq bit
3	HiAlertIRq	1	the Status1Reg register's HiAlert bit is set
	5	2	in opposition to the HiAlert bit, the HiAlertIRq bit stores this event and can only be reset as indicated by the Set1 bit in this register
2	LoAlertIRq	1	Status1Reg register's LoAlert bit is set
			in opposition to the LoAlert bit, the LoAlertIRq bit stores this event and can only be reset as indicated by the Set1 bit in this register
1	ErrlRq	1	any error bit in the ErrorReg register is set
0	TimerIRq	1	the timer decrements the timer value in register TCounterValReg to zero

9.3.1.6 DivlrqReg register

Interrupt request bits.

Table 31. DivIrqReg register (address 05h); reset value: x0h bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	Set2	rese	rved	MfinActIRq	reserved	CRCIRq	reserved	
Access	W	~/1/~		D	-	D	-	•

Table 32. DivlrqReg register bit descriptions

All bits in the DivIrqReg register are cleared by software.

Bit	Symbol	Value	Description
7	Set2	1	indicates that the marked bits in the DivIrqReg register are set
		0	indicates that the marked bits in the DivIrqReg register are cleared
6 to 5	reserved	-	reserved for future use
4	MfinActIRq	1	MFIN is active
			this interrupt is set when either a rising or falling signal edge is detected
3	reserved	-	reserved for future use
2	CRCIRq	1	the CalcCRC command is active and all data is processed
1 to 0	reserved	-	reserved for future use

Rev. 3.9 — 27 April 2016 112139

9.3.1.7 ErrorReg register

Error bit register showing the error status of the last command executed.

Table 33. ErrorReg register (address 06h); reset value: 00h bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	WrErr	TempErr	reserved	BufferOvfl	CollErr	CRCErr	ParityErr	ProtocolErr
Access	R	R	-	R	R	R	R	R

Table 34. ErrorReg register bit descriptions

Bit	Symbol	Value	Description
7	WrErr	1	data is written into the FIFO buffer by the host during the MFAuthent command or if data is written into the FIFO buffer by the host during the time between sending the last bit on the RF interface and receiving the last bit on the RF interface
6	TempErr[1]	1	internal temperature sensor detects overheating, in which case the antenna drivers are automatically switched off
5	reserved	-	reserved for future use
4	BufferOvfl	1	the host or a MFRC522's internal state machine (e.g. receiver) tries to write data to the FIFO buffer even though it is already full
3	CollErr	1	a bit-collision is detected cleared automatically at receiver start-up phase
			only valid during the bitwise anticollision at 106 kBd always set to logic 0 during communication protocols at 212 kBd, 424 kBd and 848 kBd
2	CRCErr	1	the RxModeReg register's RxCRCEn bit is set and the CRC calculation fails
			automatically cleared to logic 0 during receiver start-up phase
1	ParityErr	1	parity check failed
			automatically cleared during receiver start-up phase
			only valid for ISO/IEC 14443 A/MIFARE communication at 106 kBd
0	ProtocolErr	1	set to logic 1 if the SOF is incorrect
			automatically cleared during receiver start-up phase
			bit is only valid for 106 kBd
			during the MFAuthent command, the ProtocolErr bit is set to logic 1 if the number of bytes received in one data stream is incorrect

[1] Command execution clears all error bits except the TempErr bit. Cannot be set by software.

9.3.1.8 Status1Reg register

Contains status bits of the CRC, interrupt and FIFO buffer.

Table 35. Status1Reg register (address 07h); reset value: 21h bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	reserved	CRCOk	CRCReady	IRq	TRunning	reserved	HiAlert	LoAlert
Access	-	R	R	R	R	-	R	R

Table 36. Status1Reg register bit descriptions

Bit	Symbol	Value	Description
7	reserved	-	reserved for future use
6	CRCOk	1	the CRC result is zero
	1.1	11	for data transmission and reception, the CRCOk bit is undefined: use the ErrorReg register's CRCErr bit
		1	indicates the status of the CRC coprocessor, during calculation the value changes to logic 0, when the calculation is done correctly the value changes to logic 1
5	CRCReady	1	the CRC calculation has finished
		È.	only valid for the CRC coprocessor calculation using the CalcCRC command
4	IRq	-	indicates if any interrupt source requests attention with respect to the setting of the interrupt enable bits: see the ComIEnReg and DivIEnReg registers
3	TRunning	1	MFRC522's timer unit is running, i.e. the timer will decrement the TCounterValReg register with the next timer clock
	6	_	Remark: in gated mode, the TRunning bit is set to logic 1 when the timer is enabled by TModeReg register's TGated[1:0] bits; this bit is not influenced by the gated signal
2	reserved	-	reserved for future use
1	HiAlert	1	the number of bytes stored in the FIFO buffer corresponds to equation: $HiAlert = (64 - FIFOLength) \le WaterLevel$
			example:
			FIFO length = 60, WaterLevel = $4 \rightarrow$ HiAlert = 1
0	LoAlert	1	FIFO length = 59, WaterLevel = $4 \rightarrow$ HiAlert = 0
0	LOAIen	1	the number of bytes stored in the FIFO buffer corresponds to equation: $LoAlert = FIFOLength \leq WaterLevel$
			example:
			FIFO length = 4, WaterLevel = $4 \rightarrow \text{LoAlert} = 1$
			FIFO length = 5, WaterLevel = $4 \rightarrow \text{LoAlert} = 0$

9.3.1.9 Status2Reg register

Contains status bits of the receiver, transmitter and data mode detector.

Table 37. Status2Reg register (address 08h); reset value: 00h bit allocation

Bit	7	6	5 4		3	2	2 1	
Symbol	TempSensClear	I ² CForceHS	reserved		MFCrypto1On	ModemState[2:0]		[2:0]
Access	R/W	R/W	-		D		R	

Table 38. Status2Reg register bit descriptions

Bit	Symbol	Value	Description
7	TempSensClear	1	clears the temperature error if the temperature is below the alarm limit of 125 $^\circ\text{C}$
6	I ² CForceHS	1.1.2	I ² C-bus input filter settings:
	110	1	the I ² C-bus input filter is set to the High-speed mode independent of the I ² C-bus protocol
		0	the I ² C-bus input filter is set to the I ² C-bus protocol used
5 to 4	reserved	-	reserved
3 MFCrypto1On		-	indicates that the MIFARE Crypto1 unit is switched on and therefore all data communication with the card is encrypted can only be set to logic 1 by a successful execution of the
_			MFAuthent command
			only valid in Read/Write mode for MIFARE standard cards
2-1			this bit is cleared by software
2 to 0	ModemState[2:0]	-	shows the state of the transmitter and receiver state machines:
	1	000	idle
		001	wait for the BitFramingReg register's StartSend bit
		010	TxWait: wait until RF field is present if the TModeReg register's TxWaitRF bit is set to logic 1
	10	A X	the minimum time for TxWait is defined by the TxWaitReg register
		011	transmitting
		100	RxWait: wait until RF field is present if the TModeReg register's TxWaitRF bit is set to logic 1
			the minimum time for RxWait is defined by the RxWaitReg register
		101	wait for data
		110	receiving

9.3.1.10 FIFODataReg register

Input and output of 64 byte FIFO buffer.

Table 39. FIFODataReg register (address 09h); reset value: xxh bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol				FIFODa	ata[7:0]			
Access				C)			

Table 40. FIFODataReg register bit descriptions

Bit	Symbol	Description
7 to 0	FIFOData[7:0]	data input and output port for the internal 64-byte FIFO buffer
	-	FIFO buffer acts as parallel in/parallel out converter for all serial data stream inputs and outputs

9.3.1.11 FIFOLevelReg register

Indicates the number of bytes stored in the FIFO.

Table 41. FIFOLevelReg register (address 0Ah); reset value: 00h bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	FlushBuffer			FI	FOLevel[6:	0]		
Access	W				R			

Table 42. FIFOLevelReg register bit descriptions

Bit	Symbol	Value	Description
7	FlushBuffer	1	immediately clears the internal FIFO buffer's read and write pointer and ErrorReg register's BufferOvfl bit reading this bit always returns 0
6 to 0	FIFOLevel [6:0]	-	indicates the number of bytes stored in the FIFO buffer writing to the FIFODataReg register increments and reading decrements the FIFOLevel value

9.3.1.12 WaterLevelReg register

Defines the level for FIFO under- and overflow warning.

Table 43. WaterLevelReg register (address 0Bh); reset value: 08h bit allocation

Bit	7	6	5	4	3	2	1	0		
Symbol	reserved		reserved WaterLevel[5:0]							
Access	-		ccess -				R/	W		

Standard performance MIFARE and NTAG frontend

Bit	Symbol	Description					
7 to 6	reserved	reserved for future use					
5 to 0	WaterLevel	defines a warning level to indicate a FIFO buffer overflow or underflow:					
	[5:0]	Status1Reg register's HiAlert bit is set to logic 1 if the remaining number of bytes in the FIFO buffer space is equal to, or less than the defined number of WaterLevel bytes					
		Status1Reg register's LoAlert bit is set to logic 1 if equal to, or less than the WaterLevel bytes in the FIFO buffer					
		Remark: to calculate values for HiAlert and LoAlert see <u>Section 9.3.1.8 on page 42</u> .					

Table 44. WaterLevelReg register bit descriptions

9.3.1.13 ControlReg register

Miscellaneous control bits.

Table 45. ControlReg register (address 0Ch); reset value: 10h bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	TStopNow	TStartNow		reserved		Rx	LastBits[2:	:0]
Access	W	W				R		

Table 46. ControlReg register bit descriptions

Bit	Symbol	Value	Description
7	TStopNow	1	timer stops immediately reading this bit always returns it to logic0
6	TStartNow	1	timer starts immediately reading this bit always returns it to logic 0
5 to 3	reserved	-	reserved for future use
2 to 0	RxLastBits[2:0]	-	indicates the number of valid bits in the last received byte if this value is 000b, the whole byte is valid

9.3.1.14 BitFramingReg register

Adjustments for bit-oriented frames.

Table 47. BitFramingReg register (address 0Dh); reset value: 00h bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	StartSend	RxAlign[2:0]			reserved	Тx	LastBits[2:	0]
Access	W		R/W		-		R/W	

Table 48. BitFramingReg register bit descriptions

Bit	Symbol	Value	Description
7	StartSend	1	starts the transmission of data
			only valid in combination with the Transceive command
6 to 4	RxAlign[2:0]	N	used for reception of bit-oriented frames: defines the bit position for the first bit received to be stored in the FIFO buffer
0			example:
-		0	LSB of the received bit is stored at bit position 0, the second received bit is stored at bit position 1
\sim		1	LSB of the received bit is stored at bit position 1, the second received bit is stored at bit position 2
21		7	LSB of the received bit is stored at bit position 7, the second received bit is stored in the next byte that follows at bit position 0
21			These bits are only to be used for bitwise anticollision at 106 kBd, for all other modes they are set to 0
3	reserved	-	reserved for future use
2 to 0	TxLastBits[2:0]	-	used for transmission of bit oriented frames: defines the number of bits of the last byte that will be transmitted
			000b indicates that all bits of the last byte will be transmitted

9.3.1.15 CollReg register

Defines the first bit-collision detected on the RF interface.

Table 49. CollReg register (address 0Eh); reset value: xxh bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	ValuesAfterColl	reserved	CollPosNotValid	CollPos[4:0]				
Access	R/W	-	R			R		

Table 50. CollReg register bit descriptions

Bit	Symbol	Value	Description						
7	ValuesAfterColl	0	all received bits will be cleared after a collision						
			only used during bitwise anticollision at 106 kBd, otherwise it is set to logic 1						
6	reserved	-	reserved for future use						
5	CollPosNotValid	1	no collision detected or the position of the collision is out of the range of CollPos[4:0]						

 Table 50.
 CollReg register bit descriptions ...continued

Bit	Symbol	Value	Description
4 to 0	4 to 0 CollPos[4:0]		shows the bit position of the first detected collision in a received frame
			only data bits are interpreted
			example:
		00h	indicates a bit-collision in the 32 nd bit
		01h	indicates a bit-collision in the 1 st bit
		08h	indicates a bit-collision in the 8 th bit
			These bits will only be interpreted if the CollPosNotValid bit is set to logic 0

9.3.1.16 Reserved register 0Fh

Functionality is reserved for future use.

Table 51. Reserved register (address 0Fh); reset value: 00h bit allocation

Bit	7	6	5	4	3	2	1	0	
Symbol		reserved							
Access									

Table 52. Reserved register bit descriptions

Bit	Symbol	Description
7 to 0	reserved	reserved for future use

9.3.2 Page 1: Communication

9.3.2.1 Reserved register 10h

Functionality is reserved for future use.

Table 53. Reserved register (address 10h); reset value: 00h bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	reserved							
Access		-		-				

Table 54. Reserved register bit descriptions

Bit	Symbol	Description
7 to 0	reserved	reserved for future use

9.3.2.2 ModeReg register

Defines general mode settings for transmitting and receiving.

Table 55. ModeReg register (address 11h); reset value: 3Fh bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	MSBFirst	reserved	TxWaitRF	reserved	PolMFin	reserved	CRCPreset[1:0]	
Access	R/W	-	R/W	-	R/W	-	R/W	

Table 56. ModeReg register bit descriptions

Bit	Symbol	Value	Description
7	MSBFirst	1	CRC coprocessor calculates the CRC with MSB first
		E	in the CRCResultReg register the values for the CRCResultMSB[7:0] bits and the CRCResultLSB[7:0] bits are bit reversed Remark: during RF communication this bit is ignored
6	reserved	-	reserved for future use
5	TxWaitRF	1	transmitter can only be started if an RF field is generated
4	reserved	-	reserved for future use
3	PolMFin		defines the polarity of pin MFIN
			Remark: the internal envelope signal is encoded active LOW, changing this bit generates a MFinActIRq event
		1	polarity of pin MFIN is active HIGH
		0	polarity of pin MFIN is active LOW
2	reserved	-	reserved for future use
1 to 0	CRCPreset [1:0]		defines the preset value for the CRC coprocessor for the CalcCRC command
	1		Remark: during any communication, the preset values are selected automatically according to the definition of bits in the RxModeReg and TxModeReg registers
	14	00	0000h
		01	6363h
		10	A671h
		11	FFFFh

9.3.2.3 TxModeReg register

Defines the data rate during transmission.

Table 57. TxModeReg register (address 12h); reset value: 00h bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	TxCRCEn	Т	TxSpeed[2:0]			reserved		
Access	R/W		D				-	

Bit	Symbol	Value	Description
7	TxCRCEn	1	enables CRC generation during data transmission
			Remark: can only be set to logic 0 at 106 kBd
6 to 4	TxSpeed[2:0]		defines the bit rate during data transmission
			the MFRC522 handles transfer speeds up to 848 kBd
		000	106 kBd
		001	212 kBd
		010	424 kBd
		011	848 kBd
		100	reserved
		101	reserved
	A Lan	110	reserved
		111	reserved
3	InvMod	1	modulation of transmitted data is inverted
2 to 0	reserved	-	reserved for future use

Table 58. TxModeReg register bit descriptions

9.3.2.4 RxModeReg register

Defines the data rate during reception.

Table 59. RxModeReg register (address 13h); reset value: 00h bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	RxCRCEn	R	RxSpeed[2:0]		RxNoErr	RxMultiple	reserved	
Access	R/W		D		R/W	R/W	-	

Table 60. RxModeReg register bit descriptions

Bit	Symbol	Value	Description
7	RxCRCEn	1	enables the CRC calculation during reception
			Remark: can only be set to logic 0 at 106 kBd
6 to 4	RxSpeed[2:0]		defines the bit rate while receiving data
			the MFRC522 handles transfer speeds up to 848 kBd
		000	106 kBd
		001	212 kBd
		010	424 kBd
		011	848 kBd
		100	reserved
		101	reserved
		110	reserved
		111	reserved
3	RxNoErr	1	an invalid received data stream (less than 4 bits received) will be ignored and the receiver remains active

Rev. 3.9 — 27 April 2016

Standard performance MIFARE and NTAG frontend

Bit	Symbol	Value	Description
	RxMultiple	0	receiver is deactivated after receiving a data frame
		1	able to receive more than one data frame
			only valid for data rates above 106 kBd in order to handle the polling command
			after setting this bit the Receive and Transceive commands will not terminate automatically. Multiple reception can only be deactivated by writing any command (except the Receive command) to the CommandReg register, or by the host clearing the bit
	14	EN	if set to logic 1, an error byte is added to the FIFO buffer at the end of a received data stream which is a copy of the ErrorReg register value. For the MFRC522 version 2.0 the CRC status is reflected in the signal CRCOk, which indicates the actual status of the CRC coprocessor. For the MFRC522 version 1.0 the CRC status is reflected in the signal CRCErr.
1 to 0	reserved	-	reserved for future use

Table 60. RxModeReg register bit descriptions ...continued

9.3.2.5 TxControlReg register

Controls the logical behavior of the antenna driver pins TX1 and TX2.

Bit	Rit 7 6		5	4	2	2	1	Ο
ы	1	U	5	4	3	2	I	U
Symbol	InvTx2RF	InvTx1RF	InvTx2RF	InvTx1RF	Tx2CW	reserved	Tx2RFEn	Tx1RFEn
	On	On	Off	Off				
Access	R/W	R/W	R/W	R/W	R/W	-	R/W	R/W

Table 61. TxControlReg register (address 14h); reset value: 80h bit allocation

Table 62. TxControlReg register bit descriptions

Bit	Symbol	Value	Description
7	InvTx2RFOn	1	output signal on pin TX2 inverted when driver TX2 is enabled
6	InvTx1RFOn	1	output signal on pin TX1 inverted when driver TX1 is enabled
5	InvTx2RFOff	1	output signal on pin TX2 inverted when driver TX2 is disabled
4	InvTx1RFOff	1	output signal on pin TX1 inverted when driver TX1 is disabled
3 Tx2CW		1	output signal on pin TX2 continuously delivers the unmodulated 13.56 MHz energy carrier
		0	Tx2CW bit is enabled to modulate the 13.56 MHz energy carrier
2	reserved	-	reserved for future use
1	Tx2RFEn	1	output signal on pin TX2 delivers the 13.56 MHz energy carrier modulated by the transmission data
0	Tx1RFEn	1	output signal on pin TX1 delivers the 13.56 MHz energy carrier modulated by the transmission data

9.3.2.6 TxASKReg register

Controls transmit modulation settings.

Table 63. TxASKReg register (address 15h); reset value: 00h bit allocation

Bit	7	6	5	4	3	2	1	0	
Symbol	reserved	Force100ASK	reserved						
Access	-	R/W		-					

Table 64. TxASKReg register bit descriptions

Bit	Symbol	Value	Description
7	reserved	-	reserved for future use
6	Force100ASK	1	forces a 100 % ASK modulation independent of the ModGsPReg register setting
5 to 0	reserved	-	reserved for future use

9.3.2.7 TxSelReg register

Selects the internal sources for the analog module.

Table 65. TxSelReg register (address 16h); reset value: 10h bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol:	reserved		DriverSel[1:0]		MFOutSel[3:0]			
Access:	-		R/	W	R/W			

Table 66. TxSelReg register bit descriptions

Bit	Symbol	Value	Description				
7 to 6	reserved	-	reserved for future use				
5 to 4	DriverSel	-	selects the input of drivers TX1 and TX2				
	[1:0]	[1:0] 00 3-state; in soft power-down the drivers are of mode if the DriverSel[1:0] value is set to 3-state					
		01	modulation signal (envelope) from the internal encoder, Miller pulse encoded				
		10	modulation signal (envelope) from pin MFIN				
		11	HIGH; the HIGH level depends on the setting of bits InvTx1RFOn/InvTx1RFOff and InvTx2RFOn/InvTx2RFOff				

Standard performance MIFARE and NTAG frontend

Bit	Symbol	Value	Description
3 to 0	to 0 MFOutSel [3:0]		selects the input for pin MFOUT
		0000	3-state
		0001	LOW
		0010	HIGH
		0011	test bus signal as defined by the TestSel1Reg register's TstBusBitSel[2:0] value
		0100	modulation signal (envelope) from the internal encoder, Miller pulse encoded
		0101	serial data stream to be transmitted, data stream before Miller encoder
		0110	reserved
	1	0111	serial data stream received, data stream after Manchester decoder
		1000 to 1111	reserved

 Table 66.
 TxSelReg register bit descriptions ...continued

9.3.2.8 RxSelReg register

Selects internal receiver settings.

Table 67. RxSelReg register (address 17h); reset value: 84h bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	UARTSel[1:0]		RxWait[5:0]					
Access	R/W		200		R/	W		

Table 68. RxSelReg register bit descriptions

Bit	Symbol	Value	Description
7 to 6	UARTSel		selects the input of the contactless UART
	[1:0]	00	constant LOW
		01	Manchester with subcarrier from pin MFIN
		10	modulated signal from the internal analog module, default
		11	NRZ coding without subcarrier from pin MFIN which is only valid for transfer speeds above 106 kBd
5 to 0	RxWait [5:0]	-	after data transmission the activation of the receiver is delayed for RxWait bit-clocks, during this 'frame guard time' any signal on pin RX is ignored
			this parameter is ignored by the Receive command
			all other commands, such as Transceive, MFAuthent use this parameter
			the counter starts immediately after the external RF field is switched on

Rev. 3.9 — 27 April 2016 112139

9.3.2.9 RxThresholdReg register

Selects thresholds for the bit decoder.

Table 69. RxThresholdReg register (address 18h); reset value: 84h bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol		MinLev	/el[3:0]		reserved	CollLevel[2:0]		
Access		R/	W		-		R/W	

Table 70. RxThresholdReg register bit descriptions

Bit	Symbol	Description
7 to 4	MinLevel [3:0]	defines the minimum signal strength at the decoder input that will be accepted
		if the signal strength is below this level it is not evaluated
3	reserved	reserved for future use
2 to 0	CollLevel [2:0]	defines the minimum signal strength at the decoder input that must be reached by the weaker half-bit of the Manchester encoded signal to generate a bit-collision relative to the amplitude of the stronger half-bit

9.3.2.10 DemodReg register

Defines demodulator settings.

Bit	7	6	5	4	3	2	1	0
Symbol	AddIQ[1:0]		FixIQ	TPrescal Even	TauRcv[1:0]		TauSync[1:0]	
Access	R/W		R/W	R/W	R/	W	R/	W

Table 72. DemodReg register bit descriptions

Bit	Symbol	Value	Description
7 to 6	7 to 6 AddIQ		defines the use of I and Q channel during reception
	[1:0]		Remark: the FixIQ bit must be set to logic 0 to enable the following settings:
		00	selects the stronger channel
		01	selects the stronger channel and freezes the selected channel during communication
		10	reserved
		11	reserved
5	FixIQ	1	if AddIQ[1:0] are set to X0b, the reception is fixed to I channel
			if AddIQ[1:0] are set to X1b, the reception is fixed to Q channel

Standard performance MIFARE and NTAG frontend

Table 72.	DemodReg register bit descriptions continued
-----------	--

Bit	Symbol	Value	Description
4	TPrescalEven	R/W	Available on RC522 version 1.0 and version 2.0:
			If set to logic 0 the following formula is used to calculate the timer frequency of the prescaler:
			f _{timer} = 13.56 MHz / (2*TPreScaler+1).
			Only available on version 2.0:
			If set to logic 1 the following formula is used to calculate the timer frequency of the prescaler:
			f _{timer} = 13.56 MHz / (2*TPreScaler+2).
			Default TPrescalEven bit is logic 0, find more information on the prescaler in <u>Section 8.5</u> .
3 to 2	TauRcv[1:0]	CA	changes the time-constant of the internal PLL during data reception
		lan li	Remark: if set to 00b the PLL is frozen during data reception
1 to 0	TauSync[1:0]	-	changes the time-constant of the internal PLL during burst

9.3.2.11 Reserved register 1Ah

Functionality is reserved for future use.

Table 73. Reserved register (address 1Ah); reset value: 00h bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol				rese	rved			
Access			0118	8				

Table 74.	Reserved register b	eserved register bit descriptions						
Bit	Symbol	Description						
7 to 0	reserved	reserved for future use						

9.3.2.12 Reserved register 1Bh

Functionality is reserved for future use.

Table 75. Reserved register (address 1Bh); reset value: 00h bit allocation

Bit	7 6 5 4 3 2 1 0										
Symbol		reserved									
Access				-	•						

Table 76. Reserved register bit descriptions

Bit	Symbol	Description
7 to 0	reserved	reserved for future use

9.3.2.13 MfTxReg register

Controls some MIFARE communication transmit parameters.

Standard performance MIFARE and NTAG frontend

Table 77. MfTxReg register (address 1Ch); reset value: 62h bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol		reserved						
Access		-						W

Table 78. MfTxReg register bit descriptions

Bit	Symbol	Description
7 to 2	reserved	reserved for future use
1 to 0		defines the additional response time 7 bits are added to the value of the register bit by default

9.3.2.14 MfRxReg register

Table 79. MfRxReg register (address 1Dh); reset value: 00h bit allocation

Bit	7	6	5	4	3	2	1	0	
Symbol	reserved			ParityDisable		reserved			
Access	- 100	-		R/W		-			

Table 80. MfRxReg register bit descriptions

Bit	Symbol	Value	Description
7 to 5	reserved	-	reserved for future use
4	ParityDisable 1		generation of the parity bit for transmission and the parity check for receiving is switched off
			the received parity bit is handled like a data bit
3 to 0	reserved	-	reserved for future use

9.3.2.15 Reserved register 1Eh

Functionality is reserved for future use.

Table 81. Reserved register (address 1Eh); reset value: 00h bit allocation

Bit	7	6	5	4	3	2	1	0		
Symbol		reserved								
Access				-	-					

Table 82. Reserved register bit descriptions

Bit	Symbol	Description
7 to 0	reserved	reserved for future use

9.3.2.16 SerialSpeedReg register

Selects the speed of the serial UART interface.

Table 83. SerialSpeedReg register (address 1Fh); reset value: EBh bit allocation

Bit	7	6	5	4	3	2	1	0	
Symbol	BR_T0[2:0]			BR_T1[4:0]					
Access	R/W					R/W			

Standard performance MIFARE and NTAG frontend

Table 84.	SerialSpeedRe	SerialSpeedReg register bit descriptions							
Bit	Symbol	Description							
7 to 5	BR_T0[2:0]	factor BR_T0 adjusts the transfer speed: for description, see Section 8.1.3.2 on page 12							
4 to 0	BR_T1[4:0]	factor BR_T1 adjusts the transfer speed: for description, see <u>Section 8.1.3.2 on page 12</u>							



Tesis publicada con autorización del autor No olvide una está resis n provided in this document is subject to legal disclain Rev. 3.9 — 27 April 2016 112139

Standard performance MIFARE and NTAG frontend

9.3.3 Page 2: Configuration

9.3.3.1 Reserved register 20h

Functionality is reserved for future use.

Table 85. Reserved register (address 20h); reset value: 00h bit allocation

Bit	7	6	5	4	3	2	1	0				
Symbol		-										
Access				rese	rved							

Table 86. Reserved register bit descriptions

Bit	Symbol	Description
7 to 0	reserved	reserved for future use

9.3.3.2 CRCResultReg registers

Shows the MSB and LSB values of the CRC calculation.

Remark: The CRC is split into two 8-bit registers.

Table 87. CRCResultReg (higher bits) register (address 21h); reset value: FFh bit allocation

Bit	7	6	5	4	3	2	1	0			
Symbol		CRCResultMSB[7:0]									
Access				F	2						

Table 88. CRCResultReg register higher bit descriptions

Bit	Symbol	Description
7 to 0	CRCResultMSB [7:0]	shows the value of the CRCResultReg register's most significant byte only valid if Status1Reg register's CRCReady bit is set to logic 1

Table 89. CRCResultReg (lower bits) register (address 22h); reset value: FFh bit allocation

Bit	7	6	5	4	3	2	1	0				
Symbol		CRCResultLSB[7:0]										
Access				F	2							

Table 90. CRCResultReg register lower bit descriptions

Bit	Symbol	Description
7 to 0	CRCResultLSB [7:0]	shows the value of the least significant byte of the CRCResultReg register only valid if Status1Reg register's CRCReady bit is set to logic 1

9.3.3.3 Reserved register 23h

Functionality is reserved for future use.

Table 91. Reserved register (address 23h); reset value: 88h bit allocation

Bit	7	6	5	4	3	2	1	0			
Symbol		reserved									
Access				-	-						

Table 92. Reserved register bit descriptions

Bit	Symbol	Description
7 to 0	reserved	reserved for future use

9.3.3.4 ModWidthReg register

Sets the modulation width.

Table 93. ModWidthReg register (address 24h); reset value: 26h bit allocation

Bit	7	6	5	4	3	2	1	0				
Symbol		ModWidth[7:0]										
Access				R/	W							

Table 94. ModWidthReg register bit descriptions

Bit	Symbol	Description
7 to 0		defines the width of the Miller modulation as multiples of the carrier frequency (ModWidth + 1 / f_{clk}) the maximum value is half the bit period

9.3.3.5 Reserved register 25h

Functionality is reserved for future use.

Table 95. Reserved register (address 25h); reset value: 87h bit allocation

Bit	7	6	5	4	3	2	1	0			
Symbol		reserved									
Access		-									

Table 96. Reserved register bit descriptions

Bit	Symbol	Description
7 to 0	reserved	reserved for future use

9.3.3.6 RFCfgReg register

Configures the receiver gain.

Table 97. RFCfgReg register (address 26h); reset value: 48h bit allocation

Bit	7	6	5	4	3	2	1	0	
Symbol	reserved		RxGain[2:0]		reserved				
Access	-	R/W					•		

Table 98. RFCfgReg register bit descriptions

Bit	Symbol	Value	Description
7	reserved	-	reserved for future use
6 to 4	RxGain		defines the receiver's signal voltage gain factor:
	[2:0]	000	18 dB
		001	23 dB
		010	18 dB
-		011	23 dB
~		100	33 dB
~		101	38 dB
		110	43 dB
		111	48 dB
3 to 0	reserved	-	reserved for future use

9.3.3.7 GsNReg register

Defines the conductance of the antenna driver pins TX1 and TX2 for the n-driver when the driver is switched on.

Table 99. GsNReg register (address 27h); reset value: 88h bit allocation

Bit	7	6	5	4	3	2	1	0	
Symbol		CWGs	N[3:0]		ModGsN[3:0]				
Access		R/	W			R/	W		

Table 100. GsNReg register bit descriptions

Bit	Symbol	Description
7 to 4	CWGsN [3:0]	defines the conductance of the output n-driver during periods without modulation which can be used to regulate the output power and subsequently current consumption and operating distance
		Remark: the conductance value is binary-weighted
		during soft Power-down mode the highest bit is forced to logic 1
		value is only used if driver TX1 or TX2 is switched on
3 to 0	ModGsN [3:0]	defines the conductance of the output n-driver during periods without modulation which can be used to regulate the modulation index
		Remark: the conductance value is binary weighted
		during soft Power-down mode the highest bit is forced to logic 1
		value is only used if driver TX1 or TX2 is switched on

Rev. 3.9 — 27 April 2016

9.3.3.8 CWGsPReg register

Defines the conductance of the p-driver output during periods of no modulation.

Table 101. CWGsPReg register (address 28h); reset value: 20h bit allocation

Bit	7	6	5	4	3	2	1	0	
Symbol	rese	rved	CWGsP[5:0]						
Access	-		R/W						

Table 102. CWGsPReg register bit descriptions

Bit	Symbol	Description				
7 to 6	reserved	reserved for future use				
5 to 0	CWGsP[5:0]	defines the conductance of the p-driver output which can be used to regulate the output power and subsequently current consumption and operating distance				
	N 13	Remark: the conductance value is binary weighted				
		during soft Power-down mode the highest bit is forced to logic 1				

9.3.3.9 ModGsPReg register

Defines the conductance of the p-driver output during modulation.

Table 103. ModGsPReg register (address 29h); reset value: 20h bit allocation

Bit	7	6	5	4	3	2	1	0	
Symbol	rese	rved		ModGsP[5:0]					
Access	-		R/W						

Table 104. ModGsPReg register bit descriptions

Bit	Symbol	Description
7 to 6	reserved	reserved for future use
5 to 0	ModGsP[5:0]	defines the conductance of the p-driver output during modulation which can be used to regulate the modulation index
		Remark: the conductance value is binary weighted
		during soft Power-down mode the highest bit is forced to logic 1
		if the TxASKReg register's Force100ASK bit is set to logic 1 the value of ModGsP has no effect

9.3.3.10 TModeReg and TPrescalerReg registers

These registers define the timer settings.

Remark: The TPrescaler setting higher 4 bits are in the TModeReg register and the lower 8 bits are in the TPrescalerReg register.

Table 105. TModeReg register (address 2Ah); reset value: 00h bit allocation

Bit	7	6	5	4	3	2	1	0		
Symbol	TAuto	TGated[1:0]		TAutoRestart		TPrescaler_Hi[3:0]				
Access	R/W	R/	W	R/W	R/W					

Standard performance MIFARE and NTAG frontend

Bit	Symbol	Value	Description
7	TAuto	1	timer starts automatically at the end of the transmission in all communication modes at all speeds
			if the RxModeReg register's RxMultiple bit is not set, the timer stops immediately after receiving the 5th bit (1 start_bit, 4 data bits)
			if the RxMultiple bit is set to logic 1 the timer never stops, in which case the timer can be stopped by setting the ControlReg register's TStopNow bit to logic 1
		0	indicates that the timer is not influenced by the protocol
6 to 5	TGated[1:0]		internal timer is running in gated mode
	. TE	NE	Remark: in gated mode, the Status1Reg register's TRunning bit is logic 1 when the timer is enabled by the TModeReg register's TGated[1:0] bits
	1 N 1 1 1 1		this bit does not influence the gating signal
		00	non-gated mode
		01	gated by pin MFIN
\sim		10	gated by pin AUX1
-1		11	
4	TAutoRestart	1	timer automatically restarts its count-down from the 16-bit timer reload value instead of counting down to zero
		0	timer decrements to 0 and the ComIrqReg register's TimerIRq bit is set to logic 1
3 to 0	TPrescaler_Hi[3:0]	-	defines the higher 4 bits of the TPrescaler value
	C		The following formula is used to calculate the timer frequency if the DemodReg register's TPrescalEven bit in Demot Regis set to logic 0:
		-	f_{timer} = 13.56 MHz / (2*TPreScaler+1).
	MAG		Where TPreScaler = [TPrescaler_Hi:TPrescaler_Lo] (TPrescaler value on 12 bits) (Default TPrescalEven
			bit is logic 0)
			The following formula is used to calculate the timer frequency if the DemodReg register's TPrescalEven bit is set to logic 1:
			f_{timer} = 13.56 MHz / (2*TPreScaler+2).
			See Section 8.5 "Timer unit".

Table 106. TModeReg register bit descriptions

Table 107. TPrescalerReg register (address 2Bh); reset value: 00h bit allocation

Bit	7	6	5	4	3	2	1	0			
Symbol		TPrescaler_Lo[7:0]									
Access				R/W							

Standard performance MIFARE and NTAG frontend

Bit	Symbol	Description
7 to 0	TPrescaler_Lo[7:0]	defines the lower 8 bits of the TPrescaler value
		The following formula is used to calculate the timer frequency if the DemodReg register's TPrescalEven bit is set to logic 0:
		f _{timer} = 13.56 MHz / (2*TPreScaler+1).
		Where TPreScaler = [TPrescaler_Hi:TPrescaler_Lo] (TPrescaler value on 12 bits) (Default TPrescalEven bit is logic 0)
		The following formula is used to calculate the timer frequency if the DemodReg register's TPrescalEven bit inDemoReg is set to logic 1:
		f _{timer} = 13.56 MHz / (2*TPreScaler+2).
		See Section 8.5 "Timer unit".

Table 108. TPrescalerReg register bit descriptions

9.3.3.11 TReloadReg register

Defines the 16-bit timer reload value.

Remark: The reload value bits are contained in two 8-bit registers.

Bit	7	6	5	4	3	2	1	0
Symbol	TReloadVal_Hi[7:0]							
Access		R/W						

Table 110. TReloadReg register higher bit descriptions

Bit	Symbol	Description
7 to 0	TReloadVal_Hi[7:0]	defines the higher 8 bits of the 16-bit timer reload value
		on a start event, the timer loads the timer reload value
		changing this register affects the timer only at the next start event

Table 111. TReloadReg (lower bits) register (address 2Dh); reset value: 00h bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	TReloadVal_Lo[7:0]							
Access	R/W							

Table 112. TReloadReg register lower bit descriptions

Bit	Symbol	Description
7 to 0	TReloadVal_Lo[7:0]	defines the lower 8 bits of the 16-bit timer reload value
		on a start event, the timer loads the timer reload value
		changing this register affects the timer only at the next start event

9.3.3.12 TCounterValReg register

Contains the timer value.

Remark: The timer value bits are contained in two 8-bit registers.

Standard performance MIFARE and NTAG frontend

Table 113. TCounterValReg (higher bits) register (address 2Eh); reset value: xxh bit allocation

	anovano							
Bit	7	6	5	4	3	2	1	0
Symbol	TCounterVal_Hi[7:0]							
Access				F	र			

Table 114. TCounterValReg register higher bit descriptions

Bit	Symbol	Description
7 to 0	TCounterVal_Hi [7:0]	timer value higher 8 bits

Table 115. TCounterValReg (lower bits) register (address 2Fh); reset value: xxh bit

allocation								
Bit	7	6	5	4	3	2	1	0
Symbol		TCounterVal_Lo[7:0]						
Access	1	R						

Table 116. TCounterValReg register lower bit descriptions

Bit	Symbol	Description
7 to 0	TCounterVal_Lo [7:0]	timer value lower 8 bits

9.3.4 Page 3: Test

9.3.4.1 Reserved register 30h

Functionality is reserved for future use.

Table 117. Reserved register (address 30h); reset value: 00h bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	reserved							
Access				2				

Table 118. Reserved register bit descriptions

Bit	Symbol	Description
7 to 0	reserved	reserved for future use

9.3.4.2 TestSel1Reg register

General test signal configuration.

Table 119. TestSel1Reg register (address 31h); reset value: 00h bit allocation

Bit	7	6	5	2 1 0				
Symbol			reserved	TstBusBitSel[2:0]				
Access		-					R/W	

	restoerntegn	
Bit	Symbol	Description
7 to 3	reserved	reserved for future use
2 to 0	[2:0]	selects a test bus signal which is output at pin MFOUT if AnalogSelAux2[3:0] = FFh in AnalogTestReg register, test bus signal is also output at pins AUX1 or AUX2

Table 120. TestSel1Reg register bit descriptions

9.3.4.3 TestSel2Reg register

General test signal configuration and PRBS control.

Table 121. TestSel2Reg register (address 32h); reset value: 00h bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	TstBusFlip	PRBS9	PRBS15	TestBusSel[4:0]				
Access	R/W	R/W	R/W	R/W				

Table 122. TestSel2Reg register bit descriptions

Bit	Symbol	Value	Description
7	TstBusFlip	1	test bus is mapped to the parallel port in the following order:
	1		TstBusBit4,TstBusBit3, TstBusBit2, TstBusBit6, TstBusBit5, TstBusBit0; see <u>Section 16.1 on page 82</u>
6	PRBS9	-	starts and enables the PRBS9 sequence according to ITU-TO150
23			Remark: all relevant registers to transmit data must be configured before entering PRBS9 mode
	~	2	the data transmission of the defined sequence is started by the Transmit command
5	PRBS15	-	starts and enables the PRBS15 sequence according to ITU-TO150
	10		Remark: all relevant registers to transmit data must be configured before entering PRBS15 mode
	Mr		the data transmission of the defined sequence is started by the Transmit command
4 to 0	TestBusSel[4:0]	-	selects the test bus; see Section 16.1 "Test signals"

9.3.4.4 TestPinEnReg register

Enables the test bus pin output driver.

Table 123. TestPinEnReg register (address 33h); reset value: 80h bit allocation

Bit	7	6	6 5 4 3 2 1						
Symbol	RS232LineEn		TestPinEn[5:0]						
Access	R/W		R/W						

Bit	Symbol	Value	Description
7	RS232LineEn	0	serial UART lines MX and DTRQ are disabled
6 to 1	TestPinEn [5:0]	-	enables the output driver on one of the data pins D1 to D7 which outputs a test signal
			Example:
			setting bit 1 to logic 1 enables pin D1 output
			setting bit 5 to logic 1 enables pin D5 output
			Remark: If the SPI is used, only pins D1 to D4 can be used. If the serial UART interface is used and the RS232LineEn bit is set to logic 1 only pins D1 to D4 can be used.
0	reserved		reserved for future use

Table 124. TestPinEnReg register bit descriptions

9.3.4.5 TestPinValueReg register

Defines the HIGH and LOW values for the test port D1 to D7 when it is used as I/O.

Table 125. Te	estPinValueReg	register	(address 34h);	; reset value: 0	Oh bit allocation
---------------	----------------	----------	----------------	------------------	-------------------

Bit	7	6	6 5 4 3 2 1							
Symbol	UselO		TestPinValue[5:0]							
Access	R/W		R/W							

Table 126. TestPinValueReg register bit descriptions

Bit	Symbol	Value	Description
7	UselO	1	enables the I/O functionality for the test port when one of the serial interfaces is used
	K-		the input/output behavior is defined by value TestPinEn[5:0] in the TestPinEnReg register
			the value for the output behavior is defined by TestPinValue[5:0]
6 to 1	TestPinValue [5:0]	-	defines the value of the test port when it is used as I/O and each output must be enabled by TestPinEn[5:0] in the TestPinEnReg register
			Remark: Reading the register indicates the status of pins D6 to D1 if the UseIO bit is set to logic 1. If the UseIO bit is set to logic 0, the value of the TestPinValueReg register is read back.
0	reserved	-	reserved for future use

9.3.4.6 TestBusReg register

Shows the status of the internal test bus.

Table 127. TestBusReg register (address 35h); reset value: xxh bit allocation

Bit	7	6	5	4	3	2	1	0	
Symbol	TestBus[7:0]								
Access		R							

Table 128. TestBusReg register bit descriptions

Bit	Symbol	Description
7 to 0	TestBus[7:0]	shows the status of the internal test bus
		the test bus is selected using the TestSel2Reg register; see <u>Section 16.1 on page 82</u>

9.3.4.7 AutoTestReg register

Controls the digital self-test.

Table 129. AutoTestReg register (address 36h); reset value: 40h bit allocation

Bit	7	6	5 4		3 2 1 0				
Symbol	reserved	AmpRcv	RF	T	SelfTest[3:0]				
Access	-	R/W	-	•	R/W				

Table 130. AutoTestReg register bit descriptions

Bit	Symbol	Value	Description			
7	reserved	-	reserved for production tests			
6	AmpRcv	1	internal signal processing in the receiver chain is performed non-linearly which increases the operating distance in communication modes at 106 kBd			
-			Remark: due to non-linearity, the effect of the RxThresholdReg register's MinLevel[3:0] and the CollLevel[2:0] values is also non-linear			
5 to 4	RFT	-	reserved for production tests			
3 to 0	SelfTest[3:0]	-	enables the digital self test the self test can also be started by the CalcCRC command; see Section 10.3.1.4 on page 71			
			the self test is enabled by value 1001b			
			Remark: for default operation the self test must be disabled by value 0000b			

9.3.4.8 VersionReg register

Shows the MFRC522 software version.

Table 131. VersionReg register (address 37h); reset value: xxh bit allocation

Bit	7	6	5	4	3	2	1	0		
Symbol	Version[7:0]									
Access				F	R					

Table 132. VersionReg register bit descriptions

Bit	Symbol	Description
7 to 4	Chiptype	'9' stands for MFRC522
3 to 0	Version	'1' stands for MFRC522 version 1.0 and '2' stands for MFRC522 version 2.0.

MFRC522 version 1.0 software version is: 91h.

MFRC522 version 2.0 software version is: 92h.

9.3.4.9 AnalogTestReg register

Determines the analog output test signal at, and status of, pins AUX1 and AUX2.

Table 133. AnalogTestReg register (address 38h); reset value: 00h bit allocation

Bit	7	6	5	4	3	2	1	0	
Symbol		AnalogSe	Aux1[3:0]		AnalogSelAux2[3:0]				
Access		R/	W			R/	W		

Bit	Symbol	Value	Description				
7 to 4	AnalogSelAux1		controls pin AUX1				
	[3:0]	0000	3-state				
		0001	output of TestDAC1 (AUX1), output of TestDAC2 (AUX2)[1]				
	- S. A.	0010	test signal Corr1 ^[1]				
		0011	reserved				
-		0100	DAC: test signal MinLevel ^[1]				
		0101	DAC: test signal ADC_I ^[1]				
		0110	DAC: test signal ADC_Q ^[1]				
		0111	reserved				
-		1000	reserved, test signal for production test ^[1]				
		1001	reserved				
		1010	HIGH				
		1011	LOW				
		1100	TxActive:				
	No.	2	at 106 kBd: HIGH during Start bit, Data bit, Parity and CRC at 212 kBd: 424 kBd and 848 kBd: HIGH during data and CRC				
		1101	RxActive:				
	110		at 106 kBd: HIGH during Data bit, Parity and CRC				
			at 212 kBd: 424 kBd and 848 kBd: HIGH during data and CRC				
		1110	subcarrier detected:				
			106 kBd: not applicable				
			212 kBd: 424 kBd and 848 kBd: HIGH during last part of data and CRC				
		1111	test bus bit as defined by the TestSel1Reg register's TstBusBitSel[2:0] bits				
			Remark: all test signals are described in <u>Section 16.1 on</u> page 82				
3 to 0	AnalogSelAux2 [3:0]	-	controls pin AUX2 (see bit descriptions for AUX1)				

Table 134. AnalogTestReg register bit descriptions

[1] Remark: Current source output; the use of 1 k Ω pull-down resistor on AUXn is recommended.

9.3.4.10 TestDAC1Reg register

Defines the test value for TestDAC1.

Table 135. TestDAC1Reg register (address 39h); reset value: xxh bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol	rese	rved	TestDAC1[5:0]					
Access	-	-	R/W					

Table 136. TestDAC1Reg register bit descriptions

Bit	Symbol	Description
7	reserved	reserved for production tests
6	reserved	reserved for future use
5 to 0	TestDAC1[5:0]	defines the test value for TestDAC1 output of DAC1 can be routed to AUX1 by setting value AnalogSelAux1[3:0] to 0001b in the AnalogTestReg register

9.3.4.11 TestDAC2Reg register

Defines the test value for TestDAC2.

Table 137. TestDAC2Reg register (address 3Ah); reset value: xxh bit allocation

Bit	7	6	5	4	3	2	1	0		
Symbol	rese	rved			TestDA	TestDAC2[5:0]				
Access		. ()	R/W							

Table 138. TestDAC2Reg register bit descriptions

Bit	Symbol	Description
7 to 6	reserved	reserved for future use
5 to 0	TestDAC2[5:0]	defines the test value for TestDAC2
	ME	output of DAC2 can be routed to AUX2 by setting value AnalogSelAux2[3:0] to 0001b in the AnalogTestReg register

9.3.4.12 TestADCReg register

Shows the values of ADC I and Q channels.

Table 139. TestADCReg register (address 3Bh); reset value: xxh bit allocation

Bit	7	6	5	4	3	2	1	0	
Symbol		ADC_	_I[3:0]		ADC_Q[3:0]				
Access		F	2			F	R		

Table 140. TestADCReg register bit descriptions

Bit	Symbol	Description
7 to 4	ADC_I[3:0]	ADC I channel value
3 to 0	ADC_Q[3:0]	ADC Q channel value

9.3.4.13 Reserved register 3Ch

Functionality reserved for production test.

Standard performance MIFARE and NTAG frontend

Table 141. Reserved register (address 3Ch); reset value: FFh bit allocation

Bit	7	6	5	4	3	2	1	0	
Symbol		RFT							
Access				-					

Table 142. Reserved register bit descriptions

Bit	Symbol	Description
7 to 0	reserved	reserved for production tests

Table 143. Reserved register (address 3Dh); reset value: 00h bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol			1.1.1	RF	-T			
Access	1.1.1	7 -7 7	IS D	1.				

Table 144. Reserved register bit descriptions

Bit	Symbol	Description
7 to 0	reserved	reserved for production tests

Table 145. Reserved register (address 3Eh); reset value: 03h bit allocation

Bit	7	6	5	4	3	2	1	0
Symbol				RF	т			
Access			i lou	See				

Table 146. Reserved register bit descriptions

Bit	Symbol	Description
7 to 0	reserved	reserved for production tests

Table 147. Reserved register (address 3Fh); reset value: 00h bit allocation

Bit	7	6	5	4	3	2	1	0		
Symbol		reserved								
Access				-	-					

Table 148. Reserved register bit descriptions

Bit	Symbol	Description
7 to 0	reserved	reserved for production tests

10. MFRC522 command set

10.1 General description

The MFRC522 operation is determined by a state machine capable of performing a set of commands. A command is executed by writing a command code (see <u>Table 149</u>) to the CommandReg register.

Arguments and/or data necessary to process a command are exchanged via the FIFO buffer.

10.2 General behavior

- Each command that needs a data bit stream (or data byte stream) as an input immediately processes any data in the FIFO buffer. An exception to this rule is the Transceive command. Using this command, transmission is started with the BitFramingReg register's StartSend bit.
- Each command that needs a certain number of arguments, starts processing only when it has received the correct number of arguments from the FIFO buffer.
- The FIFO buffer is not automatically cleared when commands start. This makes it
 possible to write command arguments and/or the data bytes to the FIFO buffer and
 then start the command.
- Each command can be interrupted by the host writing a new command code to the CommandReg register, for example, the Idle command.

10.3 MFRC522 command overview

Table 149. Command overview

xecution
er
orms a self test
nodify the ecting the command,
nna and automatically n
tication as a reader

10.3.1 MFRC522 command descriptions

10.3.1.1 Idle

Places the MFRC522 in Idle mode. The Idle command also terminates itself.

10.3.1.2 Mem

Transfers 25 bytes from the FIFO buffer to the internal buffer.

To read out the 25 bytes from the internal buffer the Mem command must be started with an empty FIFO buffer. In this case, the 25 bytes are transferred from the internal buffer to the FIFO.

During a hard power-down (using pin NRSTPD), the 25 bytes in the internal buffer remain unchanged and are only lost if the power supply is removed from the MFRC522.

This command automatically terminates when finished and the Idle command becomes active.

10.3.1.3 Generate RandomID

This command generates a 10-byte random number which is initially stored in the internal buffer. This then overwrites the 10 bytes in the internal 25-byte buffer. This command automatically terminates when finished and the MFRC522 returns to Idle mode.

10.3.1.4 CalcCRC

The FIFO buffer content is transferred to the CRC coprocessor and the CRC calculation is started. The calculation result is stored in the CRCResultReg register. The CRC calculation is not limited to a dedicated number of bytes. The calculation is not stopped when the FIFO buffer is empty during the data stream. The next byte written to the FIFO buffer is added to the calculation.

The CRC preset value is controlled by the ModeReg register's CRCPreset[1:0] bits. The value is loaded in to the CRC coprocessor when the command starts.

This command must be terminated by writing a command to the CommandReg register, such as, the Idle command.

If the AutoTestReg register's SelfTest[3:0] bits are set correctly, the MFRC522 enters Self Test mode. Starting the CalcCRC command initiates a digital self test. The result of the self test is written to the FIFO buffer.

10.3.1.5 Transmit

The FIFO buffer content is immediately transmitted after starting this command. Before transmitting the FIFO buffer content, all relevant registers must be set for data transmission.

This command automatically terminates when the FIFO buffer is empty. It can be terminated by another command written to the CommandReg register.

10.3.1.6 NoCmdChange

This command does not influence any running command in the CommandReg register. It can be used to manipulate any bit except the CommandReg register Command[3:0] bits, for example, the RcvOff bit or the PowerDown bit.

10.3.1.7 Receive

The MFRC522 activates the receiver path and waits for a data stream to be received. The correct settings must be chosen before starting this command.

This command automatically terminates when the data stream ends. This is indicated either by the end of frame pattern or by the length byte depending on the selected frame type and speed.

Remark: If the RxModeReg register's RxMultiple bit is set to logic 1, the Receive command will not automatically terminate. It must be terminated by starting another command in the CommandReg register.

10.3.1.8 Transceive

This command continuously repeats the transmission of data from the FIFO buffer and the reception of data from the RF field. The first action is transmit and after transmission the command is changed to receive a data stream.

Each transmit process must be started by setting the BitFramingReg register's StartSend bit to logic 1. This command must be cleared by writing any command to the CommandReg register.

Remark: If the RxModeReg register's RxMultiple bit is set to logic 1, the Transceive command never leaves the receive state because this state cannot be cancelled automatically.

10.3.1.9 MFAuthent

This command manages MIFARE authentication to enable a secure communication to any MIFARE Mini, MIFARE 1K and MIFARE 4K card. The following data is written to the FIFO buffer before the command can be activated:

- Authentication command code (60h, 61h)
- Block address
- Sector key byte 0
- Sector key byte 1
- Sector key byte 2
- Sector key byte 3
- Sector key byte 4
- Sector key byte 5
- Card serial number byte 0
- Card serial number byte 1
- Card serial number byte 2
- Card serial number byte 3

In total 12 bytes are written to the FIFO.

Remark: When the MFAuthent command is active all access to the FIFO buffer is blocked. However, if there is access to the FIFO buffer, the ErrorReg register's WrErr bit is set.

This command automatically terminates when the MIFARE card is authenticated and the Status2Reg register's MFCrypto1On bit is set to logic 1.

This command does not terminate automatically if the card does not answer, so the timer must be initialized to automatic mode. In this case, in addition to the IdleIRq bit, the TimerIRq bit can be used as the termination criteria. During authentication processing, the RxIRq bit and TxIRq bit are blocked. The Crypto1On bit is only valid after termination of the MFAuthent command, either after processing the protocol or writing Idle to the CommandReg register.

If an error occurs during authentication, the ErrorReg register's ProtocolErr bit is set to logic 1 and the Status2Reg register's Crypto1On bit is set to logic 0.

10.3.1.10 SoftReset

This command performs a reset of the device. The configuration data of the internal buffer remains unchanged. All registers are set to the reset values. This command automatically terminates when finished.

Remark: The SerialSpeedReg register is reset and therefore the serial data rate is set to 9.6 kBd.



11. Limiting values

Table 150. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{DDA}	analog supply voltage		-0.5	+4.0	V
V _{DDD}	digital supply voltage		-0.5	+4.0	V
V _{DD(PVDD)}	PVDD supply voltage		-0.5	+4.0	V
V _{DD(TVDD)}	TVDD supply voltage		-0.5	+4.0	V
V _{DD(SVDD)}	SVDD supply voltage		-0.5	+4.0	V
	input voltage	all input pins except pins MFIN and RX	$V_{SS(\text{PVSS})} - 0.5$	$V_{DD(PVDD)} + 0.5$	V
		pin MFIN	$V_{SS(PVSS)} - 0.5$	$V_{DD(SVDD)}$ + 0.5	V
P _{tot}	total power dissipation	per package; and V_{DDD} in shortcut mode	-	200	mW
Tj	junction temperature		. - .	100	°C
V _{ESD}	electrostatic discharge voltage	HBM; 1500 Ω, 100 pF; JESD22-A114-B	-	2000	V
		MM; 0.75 μH, 200 pF; JESD22-A114-A	b.	200	V
		Charged device model; JESD22-C101-A			
		on all pins	-	200	V
		on all pins except SVDD in TFBGA64 package	-	500	V

12. Recommended operating conditions

Table 151. Operating conditions

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
V _{DDA}	analog supply voltage		[1][2]	2.5	3.3	3.6	V
V _{DDD}	digital supply voltage	$\label{eq:VDD} \begin{array}{l} V_{DD(PVDD)} \leq V_{DDA} = V_{DDD} = V_{DD(TVDD)}; \\ V_{SSA} = V_{SSD} = V_{SS(PVSS)} = V_{SS(TVSS)} = 0 \ V \end{array}$	[1][2]	2.5	3.3	3.6	V
V _{DD(TVDD)}	TVDD supply voltage			2.5	3.3	3.6	V
V _{DD(PVDD)}	PVDD supply voltage		[3]	1.6	1.8	3.6	V
V _{DD(SVDD)}	SVDD supply voltage	$V_{SSA} = V_{SSD} = V_{SS(PVSS)} = V_{SS(TVSS)} = 0 V$		1.6	-	3.6	V
T _{amb}	ambient temperature	HVQFN32		-25	-	+85	°C

[1] Supply voltages below 3 V reduce the performance (the achievable operating distance).

[2] $~V_{DDA},\,V_{DDD}$ and $V_{DD(TVDD)}$ must always be the same voltage.

[3] $V_{DD(PVDD)}$ must always be the same or lower voltage than V_{DDD} .

Rev. 3.9 — 27 April 2016

13. Thermal characteristics

Table [•]	152.	Thermal	characteristics
i aloi o		· · · · · · · · · · · · · · · · · · ·	onanaotoniotioo

Symbol	Parameter	Conditions	Package	Тур	Unit
R _{th(j-a)}	thermal resistance from junction to ambient	in still air with exposed pin soldered on a 4 layer JEDEC PCB	HVQFN32	40	K/W

14. Characteristics

Table 153. Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Input char	acteristics					
Pins EA, I2	C and NRSTPD	TENED				
ILI	input leakage current	A CLANE OF	-1	-	+1	μA
V _{IH}	HIGH-level input voltage		0.7V _{DD(PVDD)}	-	-	V
VIL	LOW-level input voltage		-	-	0.3V _{DD(PVDD)}	V
Pin MFIN			1 million - 1			
I _{LI}	input leakage current		-1	-	+1	μA
VIH	HIGH-level input voltage		0.7V _{DD(SVDD)}	-	-	V
V _{IL}	LOW-level input voltage		-	-	0.3V _{DD(SVDD)}	V
Pin SDA	1.01					
I _{LI}	input leakage current		-1	-	+1	μA
V _{IH}	HIGH-level input voltage		0.7V _{DD(PVDD)}	-	-	V
V _{IL}	LOW-level input voltage		-	-	0.3V _{DD(PVDD)}	V
Pin RX[1]						
Vi	input voltage		-1	-	V _{DDA} +1	V
Ci	input capacitance		-	10	-	pF
Ri	input resistance	$V_{DDA} = 3 V$; receiver active; $V_{RX(p-p)} = 1 V$; 1.5 V (DC) offset	-	350	-	Ω
Input volta	ge range; see <u>Figure 24</u>			1		
V _{i(p-p)(min)}	minimum peak-to-peak input voltage	Manchester encoded; V _{DDA} = 3 V	-	100	-	mV
V _{i(p-p)(max)}	maximum peak-to-peak input voltage	Manchester encoded; V _{DDA} = 3 V	-	4	-	V
Input sens	itivity; see <mark>Figure 24</mark>			1		
V _{mod}	modulation voltage	minimum Manchester encoded; V _{DDA} = 3 V; RxGain[2:0] = 111b (48 dB)	-	5	-	mV
Pin OSCIN		I	1	1	1	
ILI	input leakage current		-1	-	+1	μA
VIH	HIGH-level input voltage		0.7V _{DDA}	-	-	V
V _{IL}	LOW-level input voltage		-	-	0.3V _{DDA}	V

NXP Semiconductors

MFRC522

Standard performance MIFARE and NTAG frontend

Symbol	Parameter	Conditions	Min	Тур	Max	Uni
Ci	input capacitance	V _{DDA} = 2.8 V; DC = 0.65 V; AC = 1 V (p-p)	-	2	-	pF
Input/out	put characteristics					
pins D1, I	D2, D3, D4, D5, D6 and D7					
ILI	input leakage current		-1	-	+1	μA
V _{IH}	HIGH-level input voltage		0.7V _{DD(PVDD)}	-	-	V
V _{IL}	LOW-level input voltage		-	-	0.3V _{DD(PVDD)}	V
V _{OH}	HIGH-level output voltage	$V_{DD(PVDD)} = 3 \text{ V}; \text{ I}_{O} = 4 \text{ mA}$	V _{DD(PVDD)} - 0.4	-	V _{DD(PVDD)}	V
V _{OL}	LOW-level output voltage	$V_{DD(PVDD)} = 3 \text{ V}; \text{ I}_{O} = 4 \text{ mA}$	V _{SS(PVSS)}	-	V _{SS(PVSS)} + 0.4	V
I _{OH}	HIGH-level output current	V _{DD(PVDD)} = 3 V	-	-	4	mA
I _{OL}	LOW-level output current	$V_{DD(PVDD)} = 3 V$	0.	-	4	mΑ
Output c	haracteristics		1			-
Pin MFO	JT	1. 41	1 C			
V _{OH}	HIGH-level output voltage	$V_{DD(SVDD)} = 3 \text{ V}; I_0 = 4 \text{ mA}$	V _{DD(SVDD)} - 0.4	-	V _{DD(SVDD)}	V
V _{OL}	LOW-level output voltage	$V_{DD(SVDD)} = 3 \text{ V}; \text{ I}_{O} = 4 \text{ mA}$	V _{SS(PVSS)}	-	V _{SS(PVSS)} + 0.4	V
I _{OL}	LOW-level output current	V _{DD(SVDD)} = 3 V	· · · · · · · · · · · · · · · · · · ·	-	4	mΑ
I _{OH}	HIGH-level output current	$V_{DD(SVDD)} = 3 V$	-	-	4	mA
Pin IRQ			- 1			
V _{OH}	HIGH-level output voltage	$V_{DD(PVDD)} = 3 \text{ V}; \text{ I}_{O} = 4 \text{ mA}$	V _{DD(PVDD)} - 0.4	-	V _{DD(PVDD)}	V
V _{OL}	LOW-level output voltage	$V_{DD(PVDD)} = 3 \text{ V}; \text{ I}_{O} = 4 \text{ mA}$	V _{SS(PVSS)}	-	V _{SS(PVSS)} + 0.4	V
l _{OL}	LOW-level output current	$V_{DD(PVDD)} = 3 V$	-	-	4	mA
I _{OH}	HIGH-level output current	$V_{DD(PVDD)} = 3 V$	-	-	4	mΑ
	1 and AUX2					
PINS AUX		$V_{DDD} = 3 V; I_{O} = 4 mA$	$V_{DDD}-0.4$	-	V _{DDD}	V
	HIGH-level output voltage	555 10				
V _{OH}	HIGH-level output voltage	$V_{DDD} = 3 \text{ V}; \text{ I}_{O} = 4 \text{ mA}$	V _{SS(PVSS)}	-	V _{SS(PVSS)} + 0.4	V
V _{OH} V _{OL}			V _{SS(PVSS)}	-		V mA

Table 153. Characteristics ... continued

Tesis publicada con autorización del autor No olvide una esta tesis

NXP Semiconductors

MFRC522

Standard performance MIFARE and NTAG frontend

	Parameter	Conditions		Min	Тур	Max	Uni
V _{OH}	HIGH-level output voltage	$\label{eq:VDD(TVDD)} \begin{array}{l} V_{DD(TVDD)} = 3 \text{ V};\\ I_{DD(TVDD)} = 32 \text{ mA};\\ CWGsP[5:0] = 3Fh \end{array}$		V _{DD(TVDD)} – 0.15	-	-	V
		$\label{eq:VDD(TVDD)} \begin{array}{l} V_{\text{DD}(\text{TVDD})} = 3 \text{ V}; \\ I_{\text{DD}(\text{TVDD})} = 80 \text{ mA}; \\ \text{CWGsP[5:0]} = 3\text{Fh} \end{array}$		V _{DD(TVDD)} – 0.4	-	-	V
		$\label{eq:VDD(TVDD)} \begin{array}{l} V_{\text{DD}(\text{TVDD})} = 2.5 \text{ V}; \\ I_{\text{DD}(\text{TVDD})} = 32 \text{ mA}; \\ CWGsP[5:0] = 3Fh \end{array}$		V _{DD(TVDD)} - 0.24	-	-	V
		$\label{eq:VDD(TVDD)} \begin{array}{l} V_{\text{DD}(\text{TVDD})} = 2.5 \text{ V};\\ I_{\text{DD}(\text{TVDD})} = 80 \text{ mA};\\ CWGsP[5:0] = 3Fh \end{array}$		V _{DD(TVDD)} – 0.64	-	-	V
V _{OL}	LOW-level output voltage	$V_{DD(TVDD)} = 3 V;$ $I_{DD(TVDD)} = 32 mA;$ CWGsP[5:0] = 0Fh	10	-	-	0.15	V
	37	$\label{eq:VDD} \begin{array}{l} V_{DD(TVDD)} = 3 \ V; \\ I_{DD(TVDD)} = 80 \ mA; \\ CWGsP[5:0] = 0Fh \end{array}$	Ň	2	-	0.4	V
	2	$\label{eq:VDD} \begin{array}{l} V_{DD(TVDD)} = 2.5 \text{ V}; \\ I_{DD(TVDD)} = 32 \text{ mA}; \\ CWGsP[5:0] = 0Fh \end{array}$		2	-	0.24	V
		$\begin{split} &V_{DD(TVDD)} = 2.5 \text{ V};\\ &I_{DD(TVDD)} = 80 \text{ mA};\\ &CWGsP[5:0] = 0Fh \end{split}$			-	0.64	V
Current c	onsumption						
pd	power-down current	$V_{DDA} = V_{DDD} = V_{DD(TVDD)} = V_{DD(PVDD)} = 3 V$					
		hard power-down; pin NRSTPD set LOW	[2]	-	-	5	μA
			[2]	-	-	5 10	μA μA
DDD	digital supply current	NRSTPD set LOW soft power-down; RF		-	- - 6.5		μA
	digital supply current analog supply current	NRSTPD set LOW soft power-down; RF level detector on		-	- - 6.5 7	10	μA mA
I _{DDD} I _{DDA}		NRSTPD set LOW soft power-down; RF level detector on pin DVDD; V _{DDD} = 3 V pin AVDD; V _{DDA} = 3 V; CommandReg register's		-		10 9	
		NRSTPD set LOW soft power-down; RF level detector on pin DVDD; V _{DDD} = 3 V pin AVDD; V _{DDA} = 3 V; CommandReg register's bit RcvOff = 0 pin AVDD; receiver switched off; V _{DDA} = 3 V; CommandReg register's	[2]	-	7	10 9 10	μA mA mA
DDA	analog supply current	NRSTPD set LOWsoft power-down; RFlevel detector onpin DVDD; $V_{DDD} = 3 V$ pin AVDD; $V_{DDA} = 3 V$;CommandReg register'sbit RcvOff = 0pin AVDD; receiverswitched off; $V_{DDA} = 3 V$;CommandReg register'sbit RcvOff = 1	[2]	-	7	10 9 10 5	μA mA mA mA
DDA DD(PVDD) DD(TVDD)	analog supply current PVDD supply current	NRSTPD set LOWsoft power-down; RFlevel detector onpin DVDD; V _{DDD} = 3 Vpin AVDD; V _{DDA} = 3 V;CommandReg register'sbit RcvOff = 0pin AVDD; receiverswitched off; V _{DDA} = 3 V;CommandReg register'sbit RcvOff = 1pin PVDD	[2]	- - -	7 3 -	10 9 10 5 40	μΑ mA mA mA mA mA
DDA DD(PVDD) DD(TVDD) DD(SVDD)	analog supply current PVDD supply current TVDD supply current SVDD supply current	NRSTPD set LOWsoft power-down; RFlevel detector onpin DVDD; $V_{DDD} = 3 V$ pin AVDD; $V_{DDA} = 3 V$;CommandReg register'sbit RcvOff = 0pin AVDD; receiverswitched off; $V_{DDA} = 3 V$;CommandReg register'sbit RcvOff = 1pin PVDDpin TVDD; continuous wave	[2] [2] [3] [4][5][6]	- - -	7 3 -	10 9 10 5 40 100	μA mA mA mA
DDA DD(PVDD) DD(TVDD) DD(SVDD) Clock fre	analog supply current PVDD supply current TVDD supply current SVDD supply current	NRSTPD set LOWsoft power-down; RFlevel detector onpin DVDD; $V_{DDD} = 3 V$ pin AVDD; $V_{DDA} = 3 V$;CommandReg register'sbit RcvOff = 0pin AVDD; receiverswitched off; $V_{DDA} = 3 V$;CommandReg register'sbit RcvOff = 1pin PVDDpin TVDD; continuous wave	[2] [2] [3] [4][5][6]	- - -	7 3 -	10 9 10 5 40 100	μΑ mA mA mA mA mA
DDA DD(PVDD)	analog supply current PVDD supply current TVDD supply current SVDD supply current quency	NRSTPD set LOWsoft power-down; RFlevel detector onpin DVDD; $V_{DDD} = 3 V$ pin AVDD; $V_{DDA} = 3 V$;CommandReg register'sbit RcvOff = 0pin AVDD; receiverswitched off; $V_{DDA} = 3 V$;CommandReg register'sbit RcvOff = 1pin PVDDpin TVDD; continuous wave	[2] [2] [3] [4][5][6]	- - -	7 3 - 60 -	10 9 10 5 40 100	μΑ mA mA mA mA mA mA

Table 153. Characteristics ... continued

Tesis publicada con autorización del autor No olvide una esta tesis All information provided in this document is subject to legal disclaimers. Rev. 3.9 — 27 April 2016 112139

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{OH}	HIGH-level output voltage	pin OSCOUT	-	1.1	-	V
V _{OL}	LOW-level output voltage	pin OSCOUT	-	0.2	-	V
Ci	input capacitance	pin OSCOUT	-	2	-	pF
		pin OSCIN	-	2	-	pF
Typical inp	out requirements			İ		
f _{xtal}	crystal frequency		-	27.12	-	MHz
ESR	equivalent series resistance		-	-	100	Ω
CL	load capacitance		-	10	-	pF
P _{xtal}	crystal power dissipation		-	50	100	mW

Table 153. Characteristics ... continued

[1] The voltage on pin RX is clamped by internal diodes to pins AVSS and AVDD.

[2] I_{pd} is the total current for all supplies.


[3] I_{DD(PVDD)} depends on the overall load at the digital pins.

 $\label{eq:loss} [4] \quad I_{DD(TVDD)} \text{ depends on } V_{DD(TVDD)} \text{ and the external circuit connected to pins TX1 and TX2.}$

[5] During typical circuit operation, the overall current is below 100 mA.

[6] Typical value using a complementary driver configuration and an antenna matched to 40 Ω between pins TX1 and TX2 at 13.56 MHz.

[7] I_{DD(SVDD)} depends on the load at pin MFOUT.



14.1 Timing characteristics

Table 154. SPI timing characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{WL}	pulse width LOW	line SCK	50	-	-	ns
t _{WH}	pulse width HIGH	line SCK	50	-	-	ns
t _{h(SCKH-D)}	SCK HIGH to data input hold time	SCK to changing MOSI	25	-	-	ns

Standard performance MIFARE and NTAG frontend

Table 154. SPI timing characteristics ... continued

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{su(D-SCKH)}	data input to SCK HIGH set-up time	changing MOSI to SCK	25	-	-	ns
t _{h(SCKL-Q)}	SCK LOW to data output hold time	SCK to changing MISO	-	-	25	ns
t(SCKL-NSSH)	SCK LOW to NSS HIGH time		0	-	-	ns
t _{NHNL}	NSS high before communication		50	-	-	ns

Table 155. I²C-bus timing in Fast mode

Symbol	Parameter	Conditions	Fast mode		High-speed mode		Unit
			Min	Max	Min	Max	
f _{SCL}	SCL clock frequency	1/ 0	0	400	0	3400	kHz
t _{hd;sta}	hold time (repeated) START condition	after this period, the first clock pulse is generated	600	-	160	-	ns
t _{SU;STA}	set-up time for a repeated START condition	C.	600	-	160	-	ns
t _{SU;STO}	set-up time for STOP condition	7.1.17	600	-	160	-	ns
t _{LOW}	LOW period of the SCL clock		1300	-	160	-	ns
t _{HIGH}	HIGH period of the SCL clock		600	-	60	-	ns
t _{HD;DAT}	data hold time		0	900	0	70	ns
t _{SU;DAT}	data set-up time		100	-	10	-	ns
t _r	rise time	SCL signal	20	300	10	40	ns
t _f	fall time	SCL signal	20	300	10	40	ns
t _r	rise time	SDA and SCL signals	20	300	10	80	ns
t _f	fall time	SDA and SCL signals	20	300	10	80	ns
t _{BUF}	bus free time between a STOP and START condition		1.3	-	1.3	-	μS

Standard performance MIFARE and NTAG frontend




Fig 26. Timing for Fast and Standard mode devices on the I²C-bus

Tesis publicada con autorización del autor No olvide gradesta tesis


Rev. 3.9 — 27 April 2016 112139 © NXP Semiconductors N.V. 2016. All rights reserved.

Standard performance MIFARE and NTAG frontend

15. Application information

A typical application diagram using a complementary antenna connection to the MFRC522 is shown in Figure 27.

The antenna tuning and RF part matching is described in the application note $\underline{\text{Ref. 1}}$ and $\underline{\text{Ref. 2}}$.



16. Test information

16.1 Test signals

16.1.1 Self test

The MFRC522 has the capability to perform a digital self test. The self test is started by using the following procedure:

- 1. Perform a soft reset.
- 2. Clear the internal buffer by writing 25 bytes of 00h and implement the Config command.
- 3. Enable the self test by writing 09h to the AutoTestReg register.
- 4. Write 00h to the FIFO buffer.
- 5. Start the self test with the CalcCRC command.
- 6. The self test is initiated.
- 7. When the self test has completed, the FIFO buffer contains the following 64 bytes:

FIFO buffer byte values for MFRC522 version 1.0:

00h, C6h, 37h, D5h, 32h, B7h, 57h, 5Ch, C2h, D8h, 7Ch, 4Dh, D9h, 70h, C7h, 73h, 10h, E6h, D2h, AAh, 5Eh, A1h, 3Eh, 5Ah, 14h, AFh, 30h, 61h, C9h, 70h, DBh, 2Eh, 64h, 22h, 72h, B5h, BDh, 65h, F4h, ECh, 22h, BCh, D3h, 72h, 35h, CDh, AAh, 41h, 1Fh, A7h, F3h, 53h, 14h, DEh, 7Eh, 02h, D9h, 0Fh, B5h, 5Eh, 25h, 1Dh, 29h, 79h

FIFO buffer byte values for MFRC522 version 2.0:

00h, EBh, 66h, BAh, 57h, BFh, 23h, 95h, D0h, E3h, 0Dh, 3Dh, 27h, 89h, 5Ch, DEh, 9Dh, 3Bh, A7h, 00h, 21h, 5Bh, 89h, 82h, 51h, 3Ah, EBh, 02h, 0Ch, A5h, 00h, 49h, 7Ch, 84h, 4Dh, B3h, CCh, D2h, 1Bh, 81h, 5Dh, 48h, 76h, D5h, 71h, 061h, 21h, A9h, 86h, 96h, 83h, 38h, CFh, 9Dh, 5Bh, 6Dh, DCh, 15h, BAh, 3Eh, 7Dh, 95h, 03Bh, 2Fh

16.1.2 Test bus

The test bus is used for production tests. The following configuration can be used to improve the design of a system using the MFRC522. The test bus allows internal signals to be routed to the digital interface. The test bus comprises two sets of test signals which are selected using their subaddress specified in the TestSel2Reg register's TestBusSel[4:0] bits. The test signals and their related digital output pins are described in Table 156 and Table 157.

Rev. 3.9 — 27 April 2016 112139

Standard performance MIFARE and NTAG frontend

Table 156. Test bus signals: TestBusSel[4:0] = 07h

Pins	Internal signal name	Description
D6	s_data	received data stream
D5	s_coll	bit-collision detected (106 kBd only)
D4	s_valid	s_data and s_coll signals are valid
D3	s_over	receiver has detected a stop condition
D2	RCV_reset	receiver is reset
D1	-	reserved

Table 157. Test bus signals: TestBusSel[4:0] = 0Dh

Pins	Internal test signal name	Description
D6	clkstable	oscillator output signal
D5	clk27/8	oscillator output signal divided by 8
D4 to D3	-	reserved
D2	clk27	oscillator output signal
D1	-	reserved

16.1.3 Test signals on pins AUX1 or AUX2

The MFRC522 allows the user to select internal signals for measurement on pins AUX1 or AUX2. These measurements can be helpful during the design-in phase to optimize the design or used for test purposes.

Table 158 shows the signals that can be switched to pin AUX1 or AUX2 by setting AnalogSelAux1[3:0] or AnalogSelAux2[3:0] in the AnalogTestReg register.

Remark: The DAC has a current output, therefore it is recommended that a 1 k Ω pull-down resistor is connected to pin AUX1 or AUX2.

 Table 158.
 Test signal descriptions

AnalogSelAux1[3:0] or AnalogSelAux2[3:0] value	Signal on pin AUX1 or pin AUX2
0000	3-state
0001	DAC: register TestDAC1 or TestDAC2
0010	DAC: test signal Corr1
0011	reserved
0100	DAC: test signal MinLevel
0101	DAC: test signal ADC_I
0110	DAC: test signal ADC_Q
0111 to 1001	reserved
1010	HIGH
1011	LOW
1100	TxActive


Table 158. Test signal descriptions ... continued

AnalogSelAux1[3:0] or AnalogSelAux2[3:0] value	Signal on pin AUX1 or pin AUX2
1101	RxActive
1110	subcarrier detected
1111	TstBusBit

16.1.3.1 Example: Output test signals TestDAC1 and TestDAC2

The AnalogTestReg register is set to 11h. The output on pin AUX1 has the test signal TestDAC1 and the output on pin AUX2 has the test signal TestDAC2. The signal values of TestDAC1 and TestDAC2 are controlled by the TestDAC1Reg and TestDAC2Reg registers.

Figure 28 shows test signal TestDAC1 on pin AUX1 and TestDAC2 on pin AUX2 when the TestDAC1Reg register is programmed with a slope defined by values 00h to 3Fh and the TestDAC2Reg register is programmed with a rectangular signal defined by values 00h and 3Fh.




16.1.3.2 Example: Output test signals Corr1 and MinLevel

Figure 29 shows test signals Corr1 and MinLevel on pins AUX1 and AUX2, respectively. The AnalogTestReg register is set to 24h.


Rev. 3.9 — 27 April 2016 112139

Standard performance MIFARE and NTAG frontend



16.1.3.3 Example: Output test signals ADC channel I and ADC channel Q

<u>Figure 30</u> shows the channel behavior test signals ADC_I and ADC_Q on pins AUX1 and AUX2, respectively. The AnalogTestReg register is set to 56h.




lev. 3.9 — 27 April 2016

16.1.3.4 Example: Output test signals RxActive and TxActive


Figure 31 shows the RxActive and TxActive test signals relating to RF communication. The AnalogTestReg register is set to CDh.

- At 106 kBd, RxActive is HIGH during data bits, parity and CRC reception. Start bits are not included
- At 106 kBd, TxActive is HIGH during start bits, data bits, parity and CRC transmission
- At 212 kBd, 424 kBd and 848 kBd, RxActive is HIGH during data bits and CRC reception. Start bits are not included
- At 212 kBd, 424 kBd and 848 kBd, TxActive is HIGH during data bits and CRC transmission



16.1.3.5 Example: Output test signal RX data stream

<u>Figure 32</u> shows the data stream that is currently being received. The TestSel2Reg register's TestBusSel[4:0] bits are set to 07h to enable test bus signals on pins D1 to D6; see <u>Section 16.1.2 on page 82</u>. The TestSel1Reg register's TstBusBitSel[2:0] bits are set to 06h (pin D6 = s_data) and AnalogTestReg register is set to FFh (TstBusBit) which outputs the received data stream on pins AUX1 and AUX2.



16.1.3.6 PRBS

The pseudo-random binary sequences PRBS9 and PRBS15 are based on ITU-TO150 and are defined with the TestSel2Reg register. Transmission of either data stream is started by the Transmit command. The preamble/sync byte/start bit/parity bit are automatically generated depending on the mode selected.

Remark: All relevant registers for transmitting data must be configured in accordance with ITU-TO150 before selecting PRBS transmission.

NXP Semiconductors

MFRC522

Standard performance MIFARE and NTAG frontend

17. Package outline

HVQFN32: plastic thermal enhanced very thin quad flat package; no leads;




Fig 33. Package outline SOT617-1 (HVQFN32)

Detailed package information can be found at: http://www.nxp.com/package/SOT617-1.html.


18. Handling information

Moisture Sensitivity Level (MSL) evaluation has been performed according to *SNW-FQ-225B rev.04/07/07 (JEDEC J-STD-020C)*. MSL for this package is level 1 which means 260 °C convection reflow temperature.

Dry pack is not required.

Unlimited out-of-pack floor life at maximum ambient 30 °C/85 % RH.

19. Packing information



Standard performance MIFARE and NTAG frontend

20. Abbreviations

Table 159. Ab	breviations
Acronym	Description
ADC	Analog-to-Digital Converter
BPSK	Binary Phase Shift Keying
CRC	Cyclic Redundancy Check
CW	Continuous Wave
DAC	Digital-to-Analog Converter
НВМ	Human Body Model
l ² C	Inter-integrated Circuit
LSB	Least Significant Bit
MISO	Master In Slave Out
MM	Machine Model
MOSI	Master Out Slave In
MSB	Most Significant Bit
NRZ	Not Return to Zero
NSS	Not Slave Select
PLL	Phase-Locked Loop
PRBS	Pseudo-Random Bit Sequence
RX	Receiver
SOF	Start Of Frame
SPI	Serial Peripheral Interface
ТΧ	Transmitter
UART	Universal Asynchronous Receiver Transmitter

21. References

- [1] Application note MFRC52x Reader IC Family Directly Matched Antenna Design
- [2] Application note *MIFARE (ISO/IEC 14443 A) 13.56 MHz RFID Proximity Antennas*

22. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
MFRC522 v.3.9	20160427	Product data sheet	-	MFRC522 v.3.8
Modifications:	functionality	ntroduction" and <u>Section 2 "Gen</u> / added title updated	eral description": u	pdated and NTAG
MFRC522 v.3.8	20140917	Product data sheet	-	MFRC522 v.3.7
Modifications:	• <u>Table 150</u> "I	Limiting values": updated		
MFRC522 v.3.7	20140326	Product data sheet	-	MFRC522 v.3.6
Modifications:	Ū.	descriptive title 4 "Licenses" removed		
MFRC522 v.3.6	20111214	Product data sheet	-	MFRC522_35
		.Z.10 DemodRed redister on b	ade 55. jedisier do	dated and add reference in
	Timer unit Section 8.5 Section 9.3 information	.2.10 "DemodReg register" on p <u>"Timer unit" on page 31</u> : Pre Sc .4.8 "VersionReg register" on pa and version information updated <u>1 "Test signals" on page 82</u> : self	aler Information for <u>ge 66</u> : version infor d, including version	version 2.0 added rmation structured in chip 1.0 and 2.0
MFRC522_35	Timer unit Section 8.5 Section 9.3 information Section 16. 2.0 20100621	<u>"Timer unit" on page 31</u> : Pre Sc .4.8 "VersionReg register" on pa and version information updated 1 "Test signals" on page 82: self Product data sheet	caler Information for <u>ge 66</u> : version infor d, including version test result including	version 2.0 added rmation structured in chip 1.0 and 2.0 values for version 1.0 and MFRC522_34
MFRC522_35 Modifications:	Timer unit Section 8.5 Section 9.3 information Section 16. 2.0 20100621 Section 9.3 Section 9.3 Section 8.5 Section 9.3	"Timer unit" on page 31: Pre Sc .4.8 "VersionReg register" on pa and version information updated 1 "Test signals" on page 82: self	aler Information for <u>ge 66</u> : version infor d, including version test result including <u>age 53</u> : register up erReg registers" on alculation updated <u>ge 66</u> : version B2h	version 2.0 added rmation structured in chip 1.0 and 2.0 g values for version 1.0 and MFRC522_34 dated page 60: register updated
Modifications:	Timer unit Section 8.5 Section 9.3 information Section 16. 2.0 20100621 Section 9.3 Section 9.3 Section 8.5 Section 9.3	"Timer unit" on page 31: Pre Sc 4.8 "VersionReg register" on pa and version information updated 1 "Test signals" on page 82: self Product data sheet 2.10 "DemodReg register" on pa 3.10 "TModeReg and TPrescaled "Timer unit" on page 31: timer c 4.8 "VersionReg register" on pa	aler Information for <u>ge 66</u> : version infor d, including version test result including <u>age 53</u> : register up erReg registers" on alculation updated <u>ge 66</u> : version B2h	version 2.0 added rmation structured in chip 1.0 and 2.0 y values for version 1.0 and MFRC522_34 dated <u>page 60</u> : register updated
	Timer unitSection 8.5Section 9.3informationSection 16.2.020100621Section 9.3Section 9.3Section 9.3Section 9.3Section 9.3Section 9.3Section 9.3Section 9.3Section 16.20100305Section 8.5Table 106 ***	"Timer unit" on page 31: Pre Sc .4.8 "VersionReg register" on pa and version information updated 1 "Test signals" on page 82: self Product data sheet .2.10 "DemodReg register" on p .3.10 "TModeReg and TPrescale "Timer unit" on page 31: timer c .4.8 "VersionReg register" on pa 1 "Test signals" on page 82: self	aler Information for <u>ge 66</u> : version infor d, including version test result including <u>age 53</u> : register upon erReg registers" on alculation updated <u>ge 66</u> : version B2h test result updated <u>ons"</u> : bit 7 updated	version 2.0 added rmation structured in chip 1.0 and 2.0 values for version 1.0 and MFRC522_34 dated page 60: register updated updated

23. Legal information

23.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

23.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

23.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product sole and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Rev. 3.9 — 27 April 2016

92 of

Standard performance MIFARE and NTAG frontend

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

23.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I²C-bus — logo is a trademark of NXP B.V.

MIFARE — is a trademark of NXP B.V.

24. Contact information

For more information, please visit: <u>http://www.nxp.com</u>

For sales office addresses, please send an email to: salesaddresses@nxp.com



Standard performance MIFARE and NTAG frontend

25. Contents

1	Introduction 1	8
2	General description 1	8
2.1	Differences between version 1.0 and 2.0 1	8
3	Features and benefits 2	8
4	Quick reference data 2	8 8
5	Ordering information 3	8
6	Block diagram 4	8
7	Pinning information	9
7.1	Pin description	9
8	Functional description 8	9
8.1	Digital interfaces 9	9
8.1.1	Automatic microcontroller interface detection. 9	9
8.1.2	Serial Peripheral Interface 10	9
8.1.2.1	SPI read data 10	9
8.1.2.2	SPI write data 11	9
8.1.2.3	SPI address byte 11	9
8.1.3	UART interface 11	9
8.1.3.1	Connection to a host	9
8.1.3.2	Selectable UART transfer speeds 12	9
8.1.3.3	UART framing 13	9
8.1.4	I ² C-bus interface 16	9
8.1.4.1	Data validity 17	9
8.1.4.2	START and STOP conditions	9
8.1.4.3	Byte format	9
8.1.4.4	Acknowledge 18	9
8.1.4.5	7-Bit addressing	9
8.1.4.6	Register write access	9
8.1.4.7	Register read access	9
8.1.4.8	High-speed mode	9
8.1.4.9	High-speed transfer	9
8.1.4.10		9
8.1.4.11		9
8.1.4.12	J	9
8.2	Analog interface and contactless UART 24	9
8.2.1	· ····································	9
8.2.2		9
	···· F =···· =· · · · · · · · · · · · ·	9
8.2.3	Serial data switch	9
8.2.4	MFIN and MFOUT interface support 26	9
8.2.5	CRC coprocessor	9
8.3	FIFO buffer	9
8.3.1	Accessing the FIFO buffer	9
8.3.2	Controlling the FIFO buffer	9
8.3.3	FIFO buffer status information 28	9
8.4	Interrupt request system	
8.4.1	Interrupt sources overview	9 9
8.5	Timer unit 30	9

8.6	Power reduction modes	32
8.6.1	Hard power-down	32
8.6.2	Soft power-down mode	32
8.6.3	Transmitter power-down mode	32
8.7	Oscillator circuit	32
8.8	Reset and oscillator start-up time	
8.8.1	Reset timing requirements	
8.8.2	Oscillator start-up time	33
9 N	MFRC522 registers	34
9.1	Register bit behavior	34
9.2	Register overview	35
9.3	Register descriptions	
9.3.1	Page 0: Command and status	
9.3.1.1	Reserved register 00h	
9.3.1.2	CommandReg register	
9.3.1.3	ComlEnReg register	37
9.3.1.4	DivIEnReg register	38
9.3.1.5	ComlrqReg register	38
9.3.1.6	DivIrqReg register	39
9.3.1.7	ErrorReg register	40
9.3.1.8	Status1Reg register	41
9.3.1.9	Status2Reg register	
9.3.1.10	FIFODataReg register	43
9.3.1.11	FIFOLevelReg register	43
9.3.1.12	WaterLevelReg register	
9.3.1.13	ControlReg register	
9.3.1.14	BitFramingReg register	45
9.3.1.15	CollReg register	45
9.3.1.16	Reserved register 0Fh	46
9.3.2	Page 1: Communication	46
9.3.2.1	Reserved register 10h	46
9.3.2.2	ModeReg register	47
9.3.2.3	TxModeReg register	47
9.3.2.4	RxModeReg register	48
9.3.2.5	TxControlReg register	49
9.3.2.6	TxASKReg register	50
9.3.2.7	TxSelReg register	
9.3.2.8	RxSelReg register	
9.3.2.9	RxThresholdReg register	
9.3.2.10	DemodReg register	
9.3.2.11	Reserved register 1Ah	53
9.3.2.12	Reserved register 1Bh	53
9.3.2.13	MfTxReg register	
9.3.2.14	MfRxReg register	54
9.3.2.15	Reserved register 1Eh.	54
9.3.2.16	SerialSpeedReg register	
9.3.3	Page 2: Configuration	56
9.3.3.1	Reserved register 20h	56

continued >>

All information provided in this document is subject to legal disclaimer Rev. 3.9 — 27 April 2016

Standard performance MIFARE and NTAG frontend

9.3.3.2	CRCResultReg registers	
9.3.3.3	Reserved register 23h	
9.3.3.4	ModWidthReg register	57
9.3.3.5	Reserved register 25h	
9.3.3.6	RFCfgReg register	
9.3.3.7	GsNReg register	
9.3.3.8	CWGsPReg register	
9.3.3.9	ModGsPReg register	
9.3.3.10	5 5 5	
9.3.3.11	TReloadReg register	
9.3.3.12	0 0	
9.3.4	Page 3: Test	
9.3.4.1	Reserved register 30h	
9.3.4.2	TestSel1Reg register	
9.3.4.3	TestSel2Reg register	
9.3.4.4	TestPinEnReg register	63
9.3.4.5	TestPinValueReg register	
9.3.4.6	TestBusReg register	
9.3.4.7	AutoTestReg register	
9.3.4.8	VersionReg register	
9.3.4.9	AnalogTestReg register	
9.3.4.10		
9.3.4.11	TestDAC2Reg register	
9.3.4.12		
9.3.4.13		
10	MFRC522 command set	69
10.1	General description	69
10.2	General behavior	
10.3	MFRC522 command overview	69
10.3.1	MFRC522 command descriptions	70
10.3.1.1	Idle	70
10.3.1.2		70
10.3.1.3		
10.3.1.4		
10.3.1.5		
10.3.1.6	0	
10.3.1.7		
10.3.1.8		
10.3.1.9		
10.3.1.1	0 SoftReset	
11	Limiting values	73
12	Recommended operating conditions	73
13	Thermal characteristics	73
14	Characteristics	74
14.1	Timing characteristics	
15	Application information.	
16	Test information.	
16.1	Test signals	•••
16.1.1	Self test.	
10.1.1		01

16.1.2	Test bus	81
16.1.3	Test signals on pins AUX1 or AUX2	82
16.1.3.1	Example: Output test signals TestDAC1 and TestDAC2	83
16.1.3.2	Example: Output test signals Corr1 and MinLevel.	83
16.1.3.3	Example: Output test signals ADC channel I and ADC channel Q	84
16.1.3.4	Example: Output test signals RxActive and	
	TxActive	85
16.1.3.5	Example: Output test signal RX data stream.	86
16.1.3.6	PRBS	86
17	Package outline	87
18	Handling information	88
18 19	Handling information	88 88
19	Packing information	88
19 20	Packing information	88 89
19 20 21	Packing information	88 89 89
19 20 21 22	Packing information Abbreviations References Revision history	88 89 89 90
19 20 21 22 23	Packing information Abbreviations References Revision history Legal information	88 89 89 90 91
19 20 21 22 23 23.1	Packing information Abbreviations References Revision history Legal information Data sheet status	88 89 89 90 91 91 91 91
19 20 21 22 23 23.1 23.2	Packing information Abbreviations References Revision history Legal information Data sheet status Definitions	88 89 89 90 91 91 91
19 20 21 22 23 23.1 23.2 23.3	Packing information Abbreviations References Revision history Legal information Data sheet status Definitions Disclaimers	88 89 89 90 91 91 91 91

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP Semiconductors N.V. 2016.

For more information, please visit: http://www.nxp.com

OMRON

Solid State Relay

Low cost Subminiature PCB mounting 2 amp Single in-line package (SIP) SSR

- Bottom is approximately 3 times smaller than G3M.
- Low cost "SIP" package switches up to 2A loads.
- Built in Snubber circuit and input resistor as option.
- Two footprints available for design flexibility.
- The G3MB-202PEG-4-DC20MA crosses directly to the Motorola M0C2A-60 series power triac.



71 ()

Ordering Information

To Order: Specify input voltage at end of part number. Example: G3MB-202P-DC24

Isolation	Output terminal pitch	Zero cross	Input resistor	Built-in snubber circuit	Rated output load	Rated input voltage	Model
Phototriac	7.62 mm	2 mm Yes Yes Ye	Yes	2 A at 100 to 240 VAC	5 VDC	G3MB-202P	
		in the second	have been a second seco		ns. \	12 VDC	
						24 VDC	
		No			2 A at 100 to 240 VAC	5 VDC	G3MB-202PL
		The second second			- and the	12 VDC	
						24 VDC	
	5.08 mm	Yes	2 A at 1		2 A at 100 to 240 VAC	5 VDC	G3MB-202P-4
					12 VDC	1	
					24 VDC		
		No			2 A at 100 to 240 VAC	5 VDC	G3MB-202PL-4
						12 VDC	
				1000		24 VDC	
		Yes	No	No	2 A at 100 to 240 VAC	N/A *(See Note)	G3MB-202PEG-4-DC20MA
		No	1	_	2 A at 100 to 240 VAC	N/A *(See Note)	G3MB-202PLEG-4-DC20MA

Note: 1. For versions without input voltage specified, a current limiting resistor must be placed in series with the input. See LED drive specifications and recommendations below.

2. TUV versions available. Contact your local Omron representative.

■ Input Rating

Models with Input Resistor

Rated voltage	Operating range	Input impedance
5 VDC	4 to 6 VDC	440 Ω ±20%
12 VDC	9.60 to 14.40 VDC	1k Ω ±20%
24 VDC	19.20 to 28.80 VDC	2.20k Ω ±20%

■ Output Rating

Model	Rated load voltage	Load voltage range	Load current	Surge current
G3MB-202	100 to 240 VAC	75 to 264 VAC	0.10 to 2 A	30 A (60 Hz, 1 cycle)

■ LED Drive Data

Models without Input Resistor

LED forward current	50 mA max.
Repetitive peak LED forward current	1 A max.
LED reverse voltage	5 V max.

Recommended LED Operating Conditions

Models without Input Resistor

	Min.	Standard	Max.
LED forward current	5 mA	10 mA	20 mA
Must drop voltage	0	-	1 V

■ Characteristics

Туре		G3MB-202P G3MB-202PEG	G3MB-202PL G3MB-202PLEG		
Operate time		1/2 of load power source cycle + 1 ms max.	1 ms max.		
Release time		1/2 of load power source cycle	+ 1 ms max.		
Output ON voltage drop		1.60 V (RMS) max.			
Leakage current		1 mA max. at 100 VAC, 1.50 m	A at 200 VAC		
Non-repetitive peak surg	e	30 A			
Output	PIV (Vdrm)	600 V			
	di/dt	40 A/µs	40 A/µs		
	dv/dt	100 V/µs			
	l²t	4 A ² s	4 A ² s		
Junction temperature (Tj)	125°C (257°F) max.			
Insulation resistance		1,000 MΩ min. at 500 VDC			
Dielectric strength		2500 VAC, 50/60 Hz for 1 minute; 3750 VAC max., 1 second			
Vibration	Malfunction	10 to 55 Hz, 0.75 mm (0.03 in) double amplitude, approx. 5 G			
Shock	Malfunction	Approx. 100 G			
Ambient temperature	Operating	-30° to 80°C (-22° to 176°F) wi	th no icing		
	Storage	-30° to 100°C (-22° to 212°F) v	vith no icing		
Humidity Operating		45% to 85% RH	45% to 85% RH		
Weight	•	Approx. 5 g (0.18 oz)	Approx. 5 g (0.18 oz)		


Note: Data shown are of initial value.

OMRON

Characteristic Data


I

Load current vs. ambient temperature characteristics



Inrush current resistivity

Non-repetitive (Keep the inrush current to half the rated value if it occurs repetitively.)




Dimensions

Unit: mm (inch)


Relays






PCB Dimensions (Bottom view)






G3MB (-4)



Terminal Arrangement/ Internal Connections (Bottom view)



OMRON

Approvals

UL (File No. E64562)

SSR Type	Input voltage	Load type	Load ratings
G3MB-102P	5 to 24 VDC	General purpose	2 A, 120 VAC
		Tungsten	1 A, 120 VAC
		Motor	1.60 FLA/9.60 LRA, 120 VAC
G3MB-202P		General purpose	2 A, 240 VAC
G3MB-202PL		Tungsten	1 A, 240 VAC
G3MB-202PEG		Motor	1.60 FLA/9.60 LRA, 240 VAC
G3MB-202PLEG			

CSA (File No. LR35535)

SSR Type	Input voltage	Load type	Load ratings
G3MB-102P	5 to 24 VDC	General purpose	2 A, 120 VAC
		Tungsten	1 A, 120 VAC
		Motor	1.60 FLA/8.60 LRA, 120 VAC
G3MB-202P		General purpose	2 A, 240 VAC
G3MB-202PL		Tungsten	1 A, 240 VAC
		Motor	1.60 FLA/8.60 LRA, 240 VAC

Note: 1. The rated values approved by each of the safety standards (e.g., UL and CSA) may be different from the performance characteristics individually defined in this catalog.

2. In the interest of product improvement, specifications are subject to change.

Precautions

See General Information Section near the back of this catalog for Solid State Precautions.

Soldering must be completed within 10 seconds at 260°C or less.

Make sure that the space between the bottom of the relay and the PCB is 0.1 mm or less. When making holes on the PCB for the relay's edge terminals, the hole diameters should be slightly smaller than the actual diameters of the edge terminals. This will reduce unnecessary space between the bottom of the relay and the PCB.

To use the SSR output for phase control, select a model that does not incorporate a zero-cross function.

The SSR case serves to dissipate heat. When mounting more than three SSRs as a group, pay attention to the ambient temperature rise and install the Relays so that they are adequately ventilated. If poor ventilation is unavoidable, reduce the load current by half.

Protective Component

The input circuitry does not incorporate a circuit protecting the SSR from being damaged due to a reversed connection. Make sure that the polarity is correct when connecting the input lines.

ALL DIMENSIONS SHOWN ARE IN MILLIMETERS. To convert millimeters into inches, divide by 25.4



ALL DIMENSIONS SHOWN ARE IN MILLIMETERS. To convert millimeters into inches, divide by 25.4



OMRON CANADA, INC. 885 Milner Avenue Toronto, Ontario M1B 5V8

416-286-6465

OMRON ON-LINE

Global - http://www.omron.com USA - http://www.omron.com/oei Canada - http://www.omron.ca

Cat. No. GC RLY8 5/03 Spec

Specifications subject to change without notice

Tesis publicada con autorización del autor Nc5olvide citar seia tesiate Relay G3MB

Features

- Contactless Read/Write Data Transmission
- Radio Frequency f_{RF} from 100 kHz to 150 kHz
- e5550 Binary Compatible or T5557 Extended Mode
- Small Size, Configurable for ISO/IEC 11784/785 Compatibility
- 75 pF On-chip Resonant Capacitor (Mask Option)
- + 7 \times 32-bit EEPROM Data Memory Including 32-bit Password
- Separate 64-bit memory for Traceability Data
- 32-bit Configuration Register in EEPROM to Setup:
 - Data Rate
 - RF/2 to RF/128, Binary Selectable or
 - Fixed e5550 Data Rates
 - Modulation/Coding
 - FSK, PSK, Manchester, Biphase, NRZ
 - Other Options
 - Password Mode
 - Max Block Feature
 - Answer-On-Request (AOR) Mode
 - Inverse Data Output
 - Direct Access Mode
 - Sequence Terminator(s)
 - Write Protection (Through Lock-bit per Block)
 - Fast Write Method (5 kbps versus 2 kbps)
 - OTP Functionality
 - POR Delay up to 67 ms

Description


The T5557 is a contactless R/W IDentification IC (IDIC[®]) for applications in the 125 kHz frequency range. A single coil, connected to the chip, serves as the IC's power supply and bi-directional communication interface. The antenna and chip together form a transponder or tag.

The on-chip 330-bit EEPROM (10 blocks, 33 bits each) can be read and written blockwise from a reader. Block 0 is reserved for setting the operation modes of the T5557 tag. Block 7 may contain a password to prevent unauthorized writing.

Data is transmitted from the IDIC using load modulation. This is achieved by damping the RF field with a resistive load between the two terminals Coil 1 and Coil 2. The IC receives and decodes 100% amplitude modulated (OOK) pulse interval encoded bit streams from the base station or reader.

System Block Diagram

Figure 1. RFID System Using T5557 Tag





Multifunctional 330-bit Read/Write RF-Identification IC


T5557

Rev. 4517G-RFID-10/04



T5557 – Building Blocks

Figure 2. Block Diagram



Analog Front End (AFE)	 The AFE includes all circuits which are directly connected to the coil. It generates the IC's power supply and handles the bi-directional data communication with the reader. It consists of the following blocks: Rectifier to generate a DC supply voltage from the AC coil voltage Clock extractor Switchable load between Coil 1/Coil 2 for data transmission from tag to the reader Field gap detector for data transmission from the base station to the tag ESD protection circuitry
Data-rate Generator	The data rate is binary programmable to operate at any data rate between RF/2 and RF/128 or equal to any of the fixed e5550/e5551 and T5554 bitrates (RF/8, RF/16, RF/32, RF/40, RF/50, RF/64, RF/100 and RF/128).
Write Decoder	This function decodes the write gaps and verifies the validity of the data stream according to the Atmel e555x write method (pulse interval encoding).
HV Generator	This on-chip charge pump circuit generates the high voltage required for programming of the EEPROM.
DC Supply	Power is externally supplied to the IDIC via the two coil connections. The IC rectifies and regulates this RF source and uses it to generate its supply voltage.

T5557

Power-On Reset (POR)	This circuit delays the IDIC functionality until an acceptable voltage threshold has been reached.
Clock Extraction	The clock extraction circuit uses the external RF signal as its internal clock source.
Controller	 The control-logic module executes the following functions: Load-mode register with configuration data from EEPROM block 0 after power-on and also during reading Control memory access (read, write) Handle write data transmission and write error modes The first two bits of the reader to tag data stream are the opcode, e.g., write, direct access or reset In password mode, the 32 bits received after the opcode are compared with the password stored in memory block 7
Mode Register	The mode register stores the configuration data from the EEPROM block 0. It is continually refreshed at the start of every block read and (re-)loaded after any POR event or reset command. On delivery the mode register is preprogrammed with the value '0014 8000'h which corresponds to continuous read of block 0, Manchester

Figure 3. Block 0 Configuration Mapping – e5550 Compatibility Mode

coded, RF/64.

L	1 2 3 4	56	7	8	9	10	11	12	13	14	15	16	17	18	192	20	21 2	22.2	3 2	4	25 2	6 27	28	29	30	31	32
	0 1 1 0	0 0	0	0	0	0	0				0								(0		Т			0	0	
	Safer Key							D	ata	1		N	lod	ulat	ion	1	PS	<- j	5		MA	Х-		or			١y
Bit	Note 1), 2)							Bit	Ra	te							CF	:	¥		BLO	СК	PWD	Terminator			delay
Lock		-				RF/8	В	0	0	0							0	0	RF/	2			1	r m			POR (
Ľ						RF/	16	0	0	1							0	1	RF/	4							Я
						RF/3	32	0	1	0							1	0	RF/	8				n Cé			
0	Unlocked]				RF/4	40	0	1	1							1	1	Res	3.				anb			
1	Locked					RF/	50	1	0	0		0	0	0	0	0	Dire	ect						ST-Sequence			
		•				RF/6	64	1	0	1		0	0	0	0	1	PS	K1						ST			
						RF/′	100	1	1	0		0	0	0	1	0	PS	K2									
						RF/′	128	1	1	1		0	0	0	1	1	PS	K3									
												0	0	1	0	0	FS	K1									
												0	0	1	0	1	FS	K2									
												0	0	1	1	0	FS	K1a									
												0	0	1	1	1	FS	K2a									
												0	1	0	0	0	Ма	nch	este	er							
												1	0	0	0	0	Bip	has	e('5	0)							
												1	1	0	0	0	Re	serv	ed								
	1) If Master K 2) If Master K																										





Modulator

Memory

The modulator consists of data encoders for the following basic types of modulation:

Table 1.	Types of	e5550-compatible	Modulation Modes
----------	----------	------------------	------------------

Mode	Direct Data Outp	ut				
FSK1a ⁽¹⁾	FSK/8-/5	'0' = rf/8;	'1' = rf/5			
FSK2a ⁽¹⁾	FSK/8-/10	'0' = rf/8;	'1' = rf/10			
FSK1 ⁽¹⁾	FSK/5-/8	'0' = rf/5;	'1' = rf/8			
FSK2 ⁽¹⁾	FSK/10-/8	'0' = rf/10;	1' = rf/8			
PSK1 ⁽²⁾	Phase change when input changes					
PSK2 ⁽²⁾	Phase change on	bit clock if input high				
PSK3 ⁽²⁾	Phase change on	rising edge of input				
Manchester	'0' = falling edge, '1' = rising edge					
Biphase	'1' creates an additional mid-bit change					
NRZ	'1' = damping on,	'0' = damping off				

Notes: 1. A common multiple of bitrate and FSK frequencies is recommended.

2. In PSK mode the selected data rate has to be an integer multiple of the PSK sub-carrier frequency.


The memory is a 330-bit EEPROM, which is arranged in 10 blocks of 33 bits each. All 33 bits of a block, including the lock bit, are programmed simultaneously.

Block 0 of page 0 contains the mode/configuration data, which is not transmitted during regular-read operations. Block 7 of page 0 may be used as a write protection password.

Bit 0 of every block is the lock bit for that block. Once locked, the block (including the lock bit itself) is not re-programmable through the RF field again.

Blocks 1 and 2 of page 1 contain traceability data and are transmitted with the modulation parameters defined in the configuration register after the opcode '11' is issued by the reader (see Figure 11 on page 9). These tracebility data blocks are programmed and locked by Atmel.

Figure 4. Memory Map





Traceability Data Structure

Blocks 1 and 2 of page 1 contain the traceability data and are programmed and locked by Atmel during production testing. The most significant byte of block 1 is fixed to 'E0'hex, the allocation class (ACL) as defined in ISO/IEC 15963-1. The second byte is therefore defined as the manufacturer's ID of Atmel (= '15'hex). The following 8 bits are used as IC reference byte (ICR - Bits 47 to 40). The 3 most significant bits define the IC and/or foundry version of the T5557. The lower 5 bits are by default reset (=00) as the Atmel standard value. Other values may be assigned on request to high volume customers as tag issuer identification.

The lower 40 bits of the data encode the traceability information of Atmel and conform to a unique numbering system. These 40 data bits are divided in two sub-groups, a 5-digit lot ID number, the binary wafer number (5 bit) concatenated with the sequential die number per wafer.




Figure 5. T5557 Traceability Data Structure

Operating the T5557

Initialization and POR Delay

The Power-On-Reset (POR) circuit remains active until an adequate voltage threshold has been reached. This in turn triggers the default start-up delay sequence. During this configuration period of about 192 field clocks, the T5557 is initialized with the configuration data stored in EEPROM block 0. During initialization of the configuration block 0, all T55570x variants the load damping is active permanently (see Figure 10 on page 9). The T55571x types (without damping option) achieve a longer read range based on the lower activation field strength.

If the POR-delay bit is reset, no additional delay is observed after the configuration period. Tag modulation in regular-read mode will be observed about 3 ms after entering the RF field. If the POR delay bit is set, the T5557 remains in a permanent damping state until 8190 internal field clocks have elapsed.

 $T_{INIT} = (192 + 8190 \times POR \text{ delay}) \times T_C \approx 67 \text{ ms}$; $T_C = 8 \text{ } \mu\text{s}$ at 125 kHz





Any field gap occurring during this initialization phase will restart the complete sequence. After this initialization time the T5557 enters regular-read mode and modulation starts automatically using the parameters defined in the configuration register.

Tag to ReaderDuring normal operation, the data stored within the EEPROM is cycled and the Coil 1,
Coil 2 terminals are load modulated. This resistive load modulation can be detected at
the reader module.

Regular-read Mode In regular-read mode data from the memory is transmitted serially, starting with block 1, bit 1, up to the last block (e.g., 7), bit 32. The last block which will be read is defined by the mode parameter field MAXBLK in EEPROM block 0. When the data block addressed by MAXBLK has been read, data transmission restarts with block 1, bit 1.

The user may limit the cyclic datastream in regular-read mode by setting the MAXBLK between 0 and 7 (representing each of the 8 data blocks). If set to 7, blocks 1 through 7 can be read. If set to 1, only block 1 is transmitted continously. If set to 0, the contents of the configuration block (normally not transmitted) can be read. In the case of MAXBLK = 0 or 1, regular-read mode can not be distinguished from block-read mode.

Figure 6. Examples for Different MAXBLK Settings

MAXBLK = 5	0 Block 1	Block 4	Block 5	Block 1	Block 2	
	Loading block 0					
MAXBLK = 2	0 Block 1 Loading block 0	Block 2	Block 1	Block 2	Block 1	
MAXBLK = 0	0 Block 0 Loading block 0					

Every time the T5557 enters regular- or block-read mode, the first bit transmitted is a logical '0'. The data stream starts with block 1, bit 1, continues through MAXBLK, bit 32, and cycles continuously if in regular-read mode.

Note: This behavior is different from the original e555x and helps to decode PSK-modulated data.

Block-read Mode

With the direct access command, the addressed block is repetitively read only. This mode is called block-read mode. Direct access is entered by transmitting the page access opcode ('10' or '11'), a single '0' bit and the requested 3-bit block address when the tag is in normal mode.

In password mode (PWD bit set), the direct access to a single block needs the valid 32-bit password to be transmitted after the page access opcode whereas a '0' bit and the 3-bit block address follow afterwards. In case the transmitted password does not match with the contents of block 7, the T5557 tag returns to the regular-read mode.

Note: A direct access to block 0 of page 1 will read the configuration data of block 0, page 0. A direct access to bock 3 .. 7 of page 1 reads all data bits as zero.

e5550 Sequence Terminator

The sequence terminator ST is a special damping pattern which is inserted before the first block and may be used to synchronize the reader. This e5550-compatible sequence terminator consists of 4 bit periods with underlaying data values of '1'. During the second and the fourth bit period, modulation is switched off (Manchester encoding – switched on). Biphase modulated data blocks need fixed leading and trailing bits in combination with the sequence terminator to be identified reliable.

The sequence terminator may be individually enabled by setting of mode bit 29 (ST = '1') in the e5550-compatibility mode (X-mode = '0').

In the regular-read mode, the sequence terminator is inserted at the start of each MAXBLK-limited read data stream.


In block-read mode – after any block-write or direct access command – or if MAXBLK was set to 0 or 1, the sequence terminator is inserted before the transmission of the selected block.

Especially this behavior is different to former e5550 - compatible ICs (T5551, T5554).

Figure 7. Read Data Stream with Sequence Terminator

No terminator	Block 1	Block 2	MAXBL	K BI	ock 1	Block 2		
Regular read mode Sequer	nce terminator			Sequence	terminato	or		
ST = on	Block	1 Block	2 / N	IAXBLK		Block 1	Block 2	
			9					

Figure 8. e5550-compatible Sequence Terminator Waveforms



Sequence terminator not suitable for Biphase or PSK modulation

Reader to Tag Communication

Data is written to the tag by interrupting the RF field with short field gaps (on-off keying) in accordance with the e5550 write method. The time between two gaps encodes the '0/1' information to be transmitted (pulse interval encoding). The duration of the gaps is usually 50 μ s to 150 μ s. The time between two gaps is nominally 24 field clocks for a '0' and 54 field clocks for a '1'. When there is no gap for more than 64 field clocks after a previous gap, the T5557 exits the write mode. The tag starts with the command execution if the correct number of bits were received. If there is a failure detected the T5557 does not continue and will enter regular-read mode.

Start Gap

The initial gap is referred to as the start gap. This triggers the reader to tag communication. During this mode of operation, the receive damping is permanently enabled to ease gap detection. The start gap may need to be longer than subsequent gaps in order to be detected reliably.





A start gap will be accepted at any time after the mode register has been loaded (\geq 3 ms). A single gap will not change the previously selected page (by former opcode '10' or '11').

Figure 9. Start of Reader to Tag Communication




Table 2. Write Data Decoding Scheme

Parameters	Remark	Symbol	Min.	Max.	Unit
Start gap	10	S _{gap}	10	50	FC
Write gap	Normal write mode	W _{gap}	8	30	FC
Write data in normal mode	'0' data	d ₀	16	31	FC
White data in normal mode	'1' data	d ₁	48	63	FC

Write Data Protocol

The T5557 expects to receive a dual bit opcode as the first two bits of a reader command sequence. There are three valid opcodes:


- The opcodes '10' and '11' precede all block write and direct access operations for page 0 and page 1
- The RESET opcode '00' initiates a POR cycle
- The opcode '01' precedes all test mode write operations. Any test mode access is ignored after master key (bits 1..4) in block 0 has been set to '6'. Any further modifications of the master key are prohibited by setting the lock bit of block 0 or the OTP bit.


Writing has to follow these rules:

- Standard write needs the opcode, the lock bit, 32 data bits and the 3-bit address (38 bits total)
- Protected write (PWD bit set) requires a valid 32-bit password between opcode and data, address bits
- For the AOR wake-up command an opcode and a valid password are necessary to select and activate a specific tag

Note: The data bits are read in the same order as written.

If the transmitted command sequence is invalid, the T5557 enters regular-read mode with the previously selected page (by former opcode '10' or '11').





Password

When password mode is active (PWD = 1), the first 32 bits after the opcode are regarded as the password. They are compared bit by bit with the contents of block 7, starting at bit 1. If the comparison fails, the T5557 will not program the memory, instead it will restart in regular-read mode once the command transmission is finished.

Note: In password mode, MAXBLK should be set to a value below 7 to prevent the password from being transmitted by the T5557.

Each transmission of the direct access command (two opcode bits, 32 bits password, '0' bit plus 3 address bits = 38 bits) needs about 18 ms. Testing all possible combinations (about 4.3 billion) takes about two years.

Answer-On-Request (AOR) Mode

When the AOR bit is set, the T5557 does not start modulation in the regular-read mode after loading configuration block 0. The tag waits for a valid AOR data stream ("wake-up command") from the reader before modulation is enabled. The wake-up command consists of the opcode ('10') followed by a valid password. The selected tag will remain active until the RF field is turned off or a new command with a different password is transmitted which may address another tag in the RF field.



Table 3. T5557 — Modes of Operation

PWD	AOR	Behavior of Tag after Reset Command or POR	De-activate Function
1	1	Answer-On-Request (AOR) mode:Modulation starts after wake-up with a matching passwordProgramming needs valid password	Command with non-matching password deactivates the selected tag
1	0	 Password mode: Modulation in regular-read mode starts after reset Programming and direct access needs valid password 	
0		Normal mode: • Modulation in regular-read mode starts after reset • Programming and direct access without password	

Figure 12. Answer-On-Request (AOR) Mode






Figure 13. Coil Voltage after Programming of a Memory Block



T5557

Figure 14. Anticollision Procedure Using AOR Mode








Programming	When all necessary information has been received by the T5557, programming may proceed. There is a clock delay between the end of the writing sequence and the start of programming.
	Typical programming time is 5.6 ms. This cycle includes a data verification read to grant secure and correct programming. After programming was executed successfully, the T5557 enters block-read mode transmitting the block just programmed (see Figure 13 on page 10).
	Note: This timing and behavior is different from the e555x-family predecessors.
Error Handling	Several error conditions can be detected to ensure that only valid bits are programmed into the EEPROM. There are two error types, which lead to two different actions.
Errors During Writing	 The following detectable errors could occur during writing data into the T5557: Wrong number of field clocks between two gaps (i.e., not a valid '1' or '0' pulse stream) Password mode is activated and the password does not match the contents of block 7
	 The number of bits received in the command sequence is incorrect
	Valid bit counts accepted by the T5557 are:
	Password write 70 bits (PWD = 1)
	Standard write 38 bits (PWD = 0)
	AOR wake up 34 bits (PWD = 1)
	Direct access with PWD 38 bits (PWD = 1)
	Direct access 6 bits (PWD = 0)
	Reset command 2 bits
	Page 0/1 regular-read 2 bits
	If any of these erroneous conditions were detected, the T5557 enters regular-read mode, starting with block 1 of the page defined in the command sequence.
Errors Before/During Programming	If the command sequence was received successfully, the following error could still prevent programming:
	The lock bit of the addressed block is set already
	 In case of a locked block, programming mode will not be entered. The T5557 reverts to block-read mode continuously transmitting the currently addressed block.
	If the command sequence is validated and the addressed block is not write protected, the new data will be programmed into the EEPROM memory. The new state of the block write protection bit (lock bit) will be programmed at the same time accordingly.
	Each programming cycle consists of 4 consecutive steps: erase block, erase verification (data = '0'), programming, write verification (corresponding data bits = '1').

• If a data verification error is detected after an executed data block programming, the tag will stop modulation (modulation defeat) until a new command is transmitted.

Figure 15. T5557 Functional Diagram



T5557 in Extended Mode (X-mode)	 In general, the block 0 setting of the master key (bits 1 to 4) to the value '6' or '9' together with the X-mode bit will enable the extended mode functions. Master key = '9': Test mode access and extended mode are both enabled. Master key = '6': Any test mode access will be denied but the extended mode is still enabled.
	Any other master key setting will prevent the activation of the T5557 extended mode options, even when the X-mode bit is set.
Binary Bit-rate Generator	In extended mode the data rate is binary programmable to operate at any data rate between RF/2 and RF/128 as given in the formula below.

Data rate = RF/(2n+2)





OTP Functionality

If the OTP bit is set to '1', all memory blocks are write protected and behave as if all lock bits are set to 1. If the master key is set to '6' additionally, the T5557 mode of operation is locked forever (= OTP functionality).

If the master key is set to '9', the test-mode access allows the re-configuration of the tag again.

Figure 16.	Block 0 — C	Configuration	Map in I	Extended N	Node (X-mode)
------------	-------------	---------------	----------	------------	---------------

L	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
	1	0	0	1	0	0	0	0							1																	
	м	aste	er K	ey					n5	n4	n3	n2	n1	n0	de	Ν	Nod	ula	tior	۱	PS	SK-		отр	Γ	MAX		VD	er			
Bit	Ν	lote	1),	2)						Dat	аB	it R	ate		X-Mode						c	F	AO	o	в	LOC	ж	PWD	Start Marker	ē	ta	≥
Lock										R	F/(2	2n+2	2)		×						0	0	R	F/2					ťW	write	Data	POR-Delav
Ľ												Dir	ect			0	0	0	0	0	0	1	R	F/4					Star	Fast	Inverse	2-2
					_							PS	K1			0	0	0	0	1	1	0	R	F/8					nce (ш	JVe	PO
0	ι	Inloc	kec	l								PS	K2			0	0	0	1	0	1	1	R	es.					len(-	
1	L	ocke	ed									PS	K3			0	0	0	1	1					-				eduei			
					-							FS	K1			0	0	1	0	0									Υ-̈́			
												FS	K2			0	0	1	0	1									SST			
												Ma	nch	nest	er	0	1	0	0	0												
												Bip	has	se ('	50)	1	0	0	0	0												
												Bip	has	se ('	57)	1	1	0	0	0												
1)) If	Mas	ster	Key	/=6	an	d b	it 15	5 se	t, th	en	test	-mc	de	acc	ess	is d	lisat	olec	l ar	nd e	xte	nde	ed m	nod	e is	acti	ve				

2) If Master Key = 9 and bit 15 set, then extended mode is enabled a

Table 4.	T5557	Types	of Modul	ation in	Extended	Mode
----------	-------	-------	----------	----------	----------	------


Mode	Direct Data Output Encoding	Inverse Data Output Encoding
FSK1 ⁽¹⁾	FSK/5-/8 '0' = RF/5; '1' = RF/8	FSK/8-/5 '0' = RF/8; '1' = RF/5 (= FSK1a)
FSK2 ⁽¹⁾	FSK/10-/8 '0' = RF/10; '1' = RF/8	FSK/8-/10 '0' = RF/8; '1' = RF/10 (= FSK2a)
PSK1 ⁽²⁾	Phase change when input changes	Phase change when input changes
PSK2 ⁽²⁾	Phase change on bit clock if input high	Phase change on bit clock if input low
PSK3 ⁽²⁾	Phase change on rising edge of input	Phase change on falling edge of input
Manchester	'0' = falling edge, '1'= rising edge on mid-bit	'1' = falling edge, '1'= rising edge on mid-bit
Biphase 1 ('50)	'1' creates an additional mid-bit change	'0' creates an additional mid-bit change
Biphase 2 ('57)	'0' creates an additional mid-bit change	'1' creates an additional mid-bit change
NRZ	'1'= damping on, '0'= damping off	'0'= damping on, '1'= damping off

Notes: 1. A common multiple of bitrate and FSK frequencies is recommended.

2. In PSK mode the selected data rate has to be an integer multiple of the PSK sub-carrier frequency.

Sequence Start Marker

Figure 17. T5557 Sequence Start Marker in Extended Mode




The T5557 sequence start marker is a special damping pattern, which may be used to synchronize the reader. The sequence start marker consists of two bits ('01' or '10') which are inserted as header before the first block to be transmitted if the bit 29 in extended mode ist set. At the start of a new block sequence, the value of the two bits is inverted.

Inverse Data Output

The T5557 supports in its extended mode (X-mode) an inverse data output option. If inverse data is enabled, the modulator as shown in Figure 18 works on inverted data (see Table 4 on page 14). This function is supported for all basic types of encoding.

Figure 18. Data Encoder for Inverse Data Output



Fast Write


In the optional fast write mode the time between two gaps is nominally 12 field clocks for a '0' and 27 field clocks for a '1'. When there is no gap for more than 32 field clocks after a previous gap, the T5557 will exit the write mode. Please refer to Table 5 and Figure 8 on page 7.

Table 5.	Fast Write	Data	Decoding	Schemes
----------	------------	------	----------	---------

Parameters	Remark	Symbol	Min.	Max.	Unit
Start gap	-	S _{gap}	10	50	FC
Write gap	Normal write mode	Wn _{gap}	8	30	FC
white gap	Fast write mode	Wf _{gap}	8	20	FC
Write data in	'0' data	d ₀	16	31	FC
normal mode	'1' data	d ₁	48	63	FC
Write data in fast	'0' data	d ₀	8	15	FC
mode	'1' data	d ₁	24	31	FC











Figure 21. Example: FSK1a Coding with Data Rate RF/40, Subcarrier $f_0 = RF/8$, $f_1 = RF/5$

Figure 22. Example of PSK1 Coding with Data Rate RF/16











Figure 24. Example of PSK3 Coding with Data Rate RF/16



Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Parameters	Symbol	Value	Unit
Maximum DC current into Coil 1/Coil 2	I _{coil}	20	mA
Maximum AC current into Coil 1/Coil 2 f = 125 kHz	I _{coil p}	20	mA
Power dissipation (dice) (free-air condition, time of application: 1 s)	P _{tot}	100	mW
Electrostatic discharge maximum to MIL-Standard 883 C method 3015	V _{max}	4000	V
Operating ambient temperature range	T _{amb}	-40 to +85	°C
Storage temperature range (data retention reduced)	T _{stg}	-40 to +150	°C

Electrical Characteristics

No.	Parameters	Test Conditions	Symbol	Min.	Тур.	Max.	Unit	Type*
1	RF frequency range		f _{RF}	100	125	150	kHz	
2.1	Supply current	$T_{amb} = 25^{\circ} C^{(1)}$ (see Figure 24 on page 18)			1.5	3	μΑ	т
2.2	(without current consumed by the external LC tank circuit)	Read – full temperature range	I _{DD}		2	4	μA	Q
2.3		Programming full temperature range			25	40	μA	Q
3.1		POR threshold (50 mV hysteresis)	~	3.2	3.6	4.0	V	Q
3.2	Coil voltage (AC supply)	Read mode and write command ⁽²⁾	$V_{coil pp}$	6		V _{clamp}	V	Q
3.3		Program EEPROM (2)		8		V _{clamp}	V	Q
4	Start-up time	$V_{coil pp} = 6 V$	t _{startup}		2.5	3	ms	Q
5	Clamp voltage	10 mA current into Coil 1/2	V _{clamp}	17		23	V	Т

 $T_{amb} = +25^{\circ} C$; $f_{coil} = 125 \text{ kHz}$; unless otherwise specified

*) Type means: T: directly or indirectly tested during production; Q: guaranteed based on initial product qualification data

Notes: 1. I_{DD} measurement setup R = 100 k; V_{CLK} = V_{coil} = 5 V: EEPROM programmed to 00 ... 000 (erase all); chip in modulation defeat. I_{DD} = (V_{OUTmax} - V_{CLK})/R

2. Current into Coil 1/Coil 2 is limited to 10 mA. The damping circuitry has the same structure as the e5550. The damping characteristics are defined by the internally limited supply voltage (= minimum AC coil voltage)

3. V_{mod} measurement setup: R = 2.3 k; V_{CLK} = 3 V; setup with modulation enabled (see Figure 25 on page 20).

- 4. Since EEPROM performance is influenced by assembly processes, Atmel confirms the parameters for DOW (tested dice on uncutted wafer) delivery.
- 5. The tolerance of the on-chip resonance capacitor C_r is ±10% at 3σ over whole production. The capacitor tolerance is ±3% at 3σ on a wafer basis.
- 6. The tolerance of the microcodule resonance capacitor C_r is ±5% at 3 σ over whole production.





Electrical Characteristics

No.	Parameters	Test Conditions	Symbol	Min.	Тур.	Max.	Unit	Type*
6.1		$V_{coilpp} = 6 V on test circuit$	V mod pp		4.2	4.8	V	Т
6.2	Modulation parameters	generator and modulation ON ⁽³⁾	I mod pp	400	600		μA	Т
6.3		Thermal stability	V_{mod}/T_{amb}		-6		mV/° C	Q
7	Programming time	From last command gap to re-enter read mode (64 + 648 internal clocks)	T _{prog}	5	5.7	6	ms	т
8	Endurance	Erase all / Write all ⁽⁴⁾	n _{cycle}	100000			Cycles	Q
9.1		$Top = 55^{\circ} C^{(4)}$	t _{retention}	10	20	50	Years	
9.2	Data retention	$Top = 150^{\circ} C^{(4)}$	t _{retention}	96			hrs	Т
9.3		$Top = 250^{\circ} C^{(4)}$	t _{retention}	24			hrs	Q
10	Resonance capacitor	Mask option ⁽⁵⁾	Cr	70	78	86	pF	Т
11.1	Microdule capacitor	Capacitance tolerance T _{amb}	C _r	313.5	330	346.5	pF	Т
11.2	parameters	Temperature coefficient	TBD	TBD	TBD	TBD	TBD	TBD
11.3			TBD	TBD	TBD	TBD	TBD	TBD

 T_{amb} = +25° C; f_{coil} = 125 kHz; unless otherwise specified

*) Type means: T: directly or indirectly tested during production; Q: guaranteed based on initial product qualification data

Notes: 1. I_{DD} measurement setup R = 100 k; V_{CLK} = V_{coil} = 5 V: EEPROM programmed to 00 ... 000 (erase all); chip in modulation defeat. I_{DD} = (V_{OUTmax} - V_{CLK})/R

defeat. I_{DD} = (V_{OUTmax} - V_{CLK})/R
2. Current into Coil 1/Coil 2 is limited to 10 mA. The damping circuitry has the same structure as the e5550. The damping characteristics are defined by the internally limited supply voltage (= minimum AC coil voltage)


3. V_{mod} measurement setup: R = 2.3 k; V_{CLK} = 3 V; setup with modulation enabled (see Figure 25 on page 20).

4. Since EEPROM performance is influenced by assembly processes, Atmel confirms the parameters for DOW (tested dice on uncutted wafer) delivery.

5. The tolerance of the on-chip resonance capacitor C_r is ±10% at 3 σ over whole production. The capacitor tolerance is ±3% at 3 σ on a wafer basis.

6. The tolerance of the microcodule resonance capacitor C_r is ±5% at 3 σ over whole production.

Figure 25. Measurement Setup for I_{DD} and V_{mod}



Ordering Information⁽²⁾

T 5 5 5 7	a b	Мсс	- x x x	Package		Drawing
				- DDW	- Dice on wafer, 6" un-sawn wafer, thickness 300 µm	
				- DDT	- Dice in tray (waffle pack), thickness 300 µm	
				- DBW	- Dice on solder bumped wafer, thickness 390 μm Sn63Pb37 on 5 μm Ni/Au, height 70 μm	Figure 27 on page 23 Figure 28 on page 23
				- TAS	- SO8 package	Figure 31 on page 26
				- PAE	- MOA2 mocro-module	Figure 29 on page 24
			<u></u>	Customer	ID ⁽¹⁾	
					- Atmel standard (corresponds to "0")	
				M01	- Customer "X" unique ID code ⁽¹⁾	
				11	- 2 pads withput on-chip C	Figure 26 on page 22
				14	- 4 pads with on-chip 75 pF	Figure 27 on page 23
				15	- Micro-module with 330 pF	Figure 29 on page 24
				01	- 2 pads without C, damping during initialization	Figure 26 on page 22

Notes: 1. Unique customer ID code programming according to Figure 5 is linked to a minimum order quantity of 1 Mio parts per year.
 2. For available order codes refer to Atmel Sales/Marketing.

Ordering Examples (Recommended)	T555711-DDW	Tested dice on unsawn 6" wafer, thickness 300 µm, no on-chip capacitor, no damping during POR initialisation; especially for ISO 11784/785 and access control applications
Available Order Codes	T555711-DDW, I T555714-DDW, I T555715-PAE New order codes pieces.	






Package Information

Figure 26. 2 Pad Layout for Wire Bonding


Dimensions in µm



T5557

Figure 27. 4 Pad Flip-chip Version with 70 µm Solder Bumps

Dimensions in µm











Figure 29. Wafer Map





Die: 0.894x0.864, Step: 0.994x0.934, N: 14x17, Frame Step: 13.916x15.878

- > Shift-ASML=[0.3;-6.9] : 15539 dice, 87 shots (11cols x 9rows)
- > Shift-CANON/ALARM/SEM=[0.3;-6.9] W2=[-13.152;6.9] W1=[-6.648;6.9]

Failed Die Identification

Every die on the wafer not passing Atmel test sequence is marked with inch. The inch dot specification:

- Dot size: 200 µm
- Position: center of die
- Color: black

Figure 30. NOA2 Micromodule








Figure 31. Shipping Reel





Figure 32. SO8 Package







Revision History

Please note that the following page numbers referred to in this section refer to the specific revision mentioned, not to this document.

Changes from Rev. 4517F-RFID-11/03 to Rev. 4517G-RFID-10/04

1. Page 21: Heading "Available Order Codes": Sentence added





Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

Regional Headquarters

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Atmel Operations

Memory 2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/

High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© Atmel Corporation 2004. All rights reserved. Atmel[®], logo and combinations thereof, are registered trademarks, and Everywhere You AreSM are the trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.







TIRA FLEXIBLE CAMBO RGB CAMBO RGB FLEXIBLE STRIP Ref.: 2015

Lámpara / Lamp: LED RGB 150x0,24w Equipos / Equipment: 12v DC/600 mA Watios / Watt: 36W/5m Vida útil / Life span: 40000 h.

Grado de protección / Protection degree: IP65

DESCRIPCIÓN / DESCRIPTION

Cinta adhesiva de film de poliéster de máxima estabilidad térmica y química con envoltura de silicona.

Ópticas incorporadas en las lámparas.

Equipo electrónico de 12v de corriente continua y 600 mA (no incluido).

Tiras flexibles RGB compuestas por 30 LEDs por metro de 0,24W en color blanco, cálido 3000 K° o frío 6500 K°.

Adhesive tape made in thermal and chemical stability polyester film with a silicone wrapper.

Built-in-lamp opctics.

12V / 24V electronic equipment with direct power and 600 mA (not included). Flexible RGB LED strips composed by 30 LEDs 0,24W per meter in warm white 3000k° or cold 6500°.

INSTALACIÓN / INSTALLATION

La cara posterior de la tira flexible contiene adhesivo 3M para instalar directamente a soportes metálicos preferiblemente. En caso de instalar en otro tipo de superficies, se recomienda utilizar la Plancha de aluminio disipadora de calor (Ref. 2088) para reducir la temperatura de trabajo de la tira flexible. Su flexibilidad y la dotación de accesorios permiten su aplicación en infinidad de diseños de iluminación decorativa. Las tiras flexibles CAMBO se pueden unir entre sí mediante conectores. Para realizar esta acción es necesario eliminar en los extremos la envoltura de silicona. No seguir las instrucciones de montaje puede acortar la vida útil de la luminaria.

Back side of the strip contains 3M adhesive to install directly on metal brackets preferably. If you try to install in others surfaces types, we recommended the use of a heatsink sheet aluminium (Ref 2088) to try to minimize the heat. It can be use in a lot of styles thanks to his flexibility.

The CAMBO flexible strips offer the posibility of being connected to each other thought connectors. To make this, it is necessary removes the silicone wrapper. Failure to follow the instructions may result in shorter luminaire life spam.

DIMENSIONES / MEASURES

Ancho / Width: 14 mm. Alto / Heigth: 5 mm.



Polígono Industrial la Estrella. C/ Marte s/n. 30500. Molina de Segura. Murcia. Spain. Tlf.: 968 801 211 - Fax: 968 891 048

Dpt. Export. Tlf .: + 34 968 801 800 - Fax: +34 968 891 048 www.secom.es

secom@secom.es



Tira Flexible Cambo RGB / Cambo RGB Flexible Strip Ref.: 2015

ACCESORIOS / ACCESSORIES

2081 Driver IP65 para tira LED max. 12V DC 60W / Driver IP65 LED max. 12 DC 60W

GARANTÍA / GUARANTEE: 2 años observando las condiciones de venta de nuestro Catálogo General / 2 years watching to the conditions of sales of our General Catalog.

FOTOMETRÍAS / PHOTOMETRY



Polígono Industrial la Estrella. C/ Marte s/n. 30500. Molina de Segura. Murcia. Spain. Tlf.: 968 801 211 - Fax: 968 891 048

Dpt. Export. Tlf .: + 34 968 801 800 - Fax: +34 968 891 048 www.secom.es

secom@secom.es

CE DECLARACIÓN DE CONFORMIDAD *CONFORMITY DECLARATION*

Referencia del producto: 2015 Tira Flexible Cambo RGB Product reference: 2015 Cambo RGB Flexible Strip

Secom Iluminación S.L. como fabricante declara que el producto mencionado ha sido fabricado de acuerdo con las directivas europeas que se citan a través del cumplimiento de las siguientes normas:

Secom Iluminacion S.L. as manufacturer, declares that the above mentioned product has been manufactured according to the following European directives and regulations and satisfy the following rules:

N°	Directiva	Directive
2006/95/CE	Equipo eléctrico para ser utilizado dentro de unos valores de tensión limitados.	Electrical equipment for use within certain voltage limits.
	Directiva de Baja Tensión.	Low Voltage Directive.
Normas / Gener	ic standard: EN 60598-2-2-:97 + A1:98, EN 60598-1:09	9+A1:11:09
N°	Directiva	Directive
2004/108/CE	Compatibilidad electromagnética.	Electromagnetic compatibility.
	Directiva EMC.	EMC directive.
Normas / Generic s	standard: EN 55015, EN61000-3-2, EN 61000-3-3	

Molina de Segura, 1 de Febrero de 2013

José Antonio Fernández Giménez RESP. CONTROL DE CALIDAD

Manuel Ramírez Sarrías RESP. DE PRODUCCIÓN

José María Sandoval Barnuevo DIRECTOR GENERAL

Esta declaración certifica el cumplimiento con las directivas mencionadas sin detallar las características. Deben observarse las indicaciones de seguridad indicadas en las instrucciones de uso del producto y que forman parte del suministro.

This declaration certifies compliance with the above directives without detailing the features. Must be observed safety instructions given in the instructions for use of the product and that are part of the supply.



Polígono Industrial la Estrella. C/ Marte s/n. 30500. Molina de Segura. Murcia. Spain. Tlf.: 968 801 211 - Fax: 968 891 048

Dpt. Export. Tif.: + 34 968 801 800 - Fax: +34 968 891 048 www.secom.es secom@secom.es

RECOMENDACIONES DE INSTALACIÓN DE TIRAS LED

- Asegurarse que la tira escogida es la idónea para el uso al que se quiere dar, y que la temperatura de trabajo no supere el rango que indica el fabricante. Los tiempos de vida están calculados para trabajar a una temperatura de 25 °C. Temperaturas superiores a este valor reducirán el tiempo de vida de los LEDs.
- Las características técnicas del producto están referidas a rollos de 5m. Para montajes inferiores se pueden realizar cortes a determinadas distancias (según modelo varía desde 5 a 20cm) para adaptarlo a las necesidades.
- Para montajes superiores a 5m, hay que tener en cuenta que la longitud máxima que recomendamos para poner en paralelo o mediante amplificadores, es de 10m.
- Recomendamos escoger correctamente el voltaje de las fuentes de alimentación, ya que si superamos el valor nominal de la tira, este exceso de voltaje recaería directamente al LED, dañándolo y reduciendo su vida considerablemente.
- La potencia de las fuentes de alimentación tienen que ser sobredimensionadas al consumo real del montaje de las tiras. Se recomienda un mínimo del 20% superior. En instalaciones con muchos metros de tiras, recomendamos repartir con varias fuentes la instalación y evitar poner solo una fuente alimentación con mucha potencia.
- Recomendamos que las F.A. estén lo más cerca posible a la tira. Cuanto más alejadas se encuentren, más pérdidas habrá, lo que provocará tener menos voltaje de alimentación y por consiguiente, menos luminosidad en la tira.
- Aunque se trate de una tira flexible, no es un cable eléctrico y por tanto, su manipulación es más delicada. Si no se tiene cuidado, los golpes pueden causar daños físicos en el epoxy o daños al propio LED.
- Doblar la tira en ángulos de 90° o superiores puede llegar a causar rotura del epoxy o roturas de soldadura del LED.
- Aconsejamos realizar montajes con tiras del mismo lote de suministro. EL LED presenta tolerancias (BIN CODE) que pueden ser visibles en instalaciones donde se proyecta la luz.
- Evitar ubicar las tiras en zonas con temperatura elevada o luz directa del sol. Se recomienda el uso de perfiles de aluminio para reducir la temperatura de trabajo. Para tiras superiores a 70W es obligatorio poner perfil o superficie de aluminio.
- No colocar las tiras en el suelo a menos que dispongan de una estanqueidad IP67.
- Para configuraciones RGB mayores de 20m, es aconsejable que consulte a los expertos de SECOM ILUMINACION.

RECOMMENDATIONS FOR LED STRIP INSTALLATION

• Ensure that the strip selected is the ideal for the use you want, and that the temperature does not exceed the range specified by the manufacturer. The span life is calculated with a work temperature of 25 ° C. Temperatures above this value will reduce the lifetime of the LED.

• The technical characteristics of the product are referred to 5m rolls. For lower mounts cuts can be made at certain distances (depending on the model varies from 5 to 20cm) to suit the needs.

• For assemblies exceeds 5m, should be noted that the maximum length recommended is 10m, for parallel or through amplifiers.

• We recommend choosing the correct voltage power supplies, because when exceeded the nominal value of the strip, this excess would affect directly to the LED voltage, damaging it and reducing its life considerably.

 The power of the power supply used should to be oversized to the strips consumption mounting. We recommend a minimum of 20% higher. In installations with many meters of LED strips, it's recommend installing several supply sources and avoids putting only one power supply with plenty of power.

• We recommend that the driver should be as close as possible to the LED strip, the farther apart they are, more losses will have causing less supply voltage and consequently less light.

• Although it is a flexible strip it isn't a wire and therefore needs a delicate handling. The inadequate care may cause physical damage on the strip or damage the LED itself.

• Bend the strip at angles of 90 ° or more can lead to breakage of epoxy or LED.

• We recommend making montages with LED strips of the same delivery lot. The LED has a certain tolerance (BIN CODE) that may be visible in installations where the light is projected.

• Avoid placing the strips in areas with high temperatures or direct sunlight. It's recommended the use of aluminum to reduce the temperature. To strips to 70W is imperative the use of any profile or other aluminum surface.

• Do not place the strips directly on the floor unless you have an IP67.

• For RGB settings over 20m, it is advisable to consult experts SECOM LIGHTING.





Read Only Contactless Identification Device

Description

The EM4102 (previously named H4102) is a CMOS integrated circuit for use in electronic Read Only RF Transponders. The circuit is powered by an external coil placed in an electromagnetic field, and gets its master clock from the same field via one of the coil terminals. By turning on and off the modulation current, the chip will send back the 64 bits of information contained in a factor programmed memory array.

The programming of the chip is performed by laser fusing of polysilicon links in order to store a unique code on each chip.

The EM4102 has several metal options which are used to define the code type and data rate. Data rates of 64, 32 and 16 periods of carrier frequency per data bit are available. Data can be coded as Manchester, Biphase or PSK.

Due to low power consumption of the logic core, no supply buffer capacitor is required. Only an external coil is needed to obtain the chip function. A parallel resonance capacitor of 78 pF is also integrated.

Typical Operating Configuration

Features

- 64 bit memory array laser programmable
- Several options of data rate and coding available
- On chip resonance capacitor
- On chip supply buffer capacitor
- On chip voltage limiter
- Full wave rectifier on chip
- Large modulation depth due to a low impedance modulation device
- Operating frequency 100 150 kHz
- Very small chip size convenient for implantation
- Very low power consumption

Applications

- Animal implantable transponder
- Animal ear tag
- Industrial transponder




Fig. 1

Pin Assignment




Fig. 2



EM4102

Absolute Maximum Ratings

Parameter	Symbol	Conditions
Maximum DC Current forced on COIL1 & COIL2	I _{COIL}	±30mA
Power Supply	V_{DD}	-0.3 to 7.5V
Storage Temp. Die form Storage Temp. PCB form	T _{store} T _{store}	-55 to +200°C -55 to +125°C
Electrostatic discharge maximum to MIL-STD-883C method 3015	V _{ESD}	2000V

Stresses above these listed maximum ratings may cause permanent damages to the device. Exposure beyond specified operating conditions may affect device reliability or cause malfunction.


Handling Procedures

This device has built-in protection against high static voltages or electric fields; however, anti-static precautions must be taken as for any other CMOS component. Unless otherwise specified, proper operation can only occur when all terminal voltages are kept within the voltage range. Unused inputs must always be tied to a defined logic voltage level.

Operating Conditions

Parameter	Symbol	Min	Тур	Max	Units
Operating Temp.	T _{op}	-40		+85	°C
Maximum Coil Current	I _{COIL}	-10		10	mA
AC Voltage on Coil	V_{coil}	3	14*		Vpp
Supply Frequency	f _{coil}	100		150	kHz

*) The AC Voltage on Coil is limited by the on chip voltage limitation circuitry. This is according to the parameter I_{coil} in the absolute maximum ratings.



System Principle



Electrical Characteristics

 $V_{DD} = 1.5V, \ V_{SS} = 0V, \qquad f_{C1} = 134 kHz \ square \ wave, \ T_a = 25^\circ C$

 V_{C1} = 1.0V with positive peak at V_{DD} and negative peak at V_{DD} -1V unless otherwise specified

Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Supply Voltage	V _{DD}		1.5		1)	V
Rectified Supply Voltage	V _{DDREC}	$V_{COIL1} - V_{COIL2} = 2.8 VDC$ Modulator switch = "ON"	1.5			V
Coil1 - Coil2 Capacitance	Cres	V _{coil} =100mVRMS f=10kHz		78 2)		pF
Power Supply Capacitor	C_{sup}			125		pF
Manchester and biphase versions						
Supply Current	I _{DD}			0.6	1.5	μA
C2 pad Modulator ON voltage drop	V _{ONC2}	V_{DD} =5.0V I_{VDDC2} =1mA with ref. to V_{DD}	150	220	280	mV
PSK version Supply Current	IDDPSK	LINEBR/C		0.9	2.0	μΑ
C2 pad Modulator ON voltage drop	V _{ONC2PSK}	V_{DD} =5.0V I_{VDDC2} =100µA with ref. to V_{DD}	500	650	800	mV

Note 1) The maximum voltage is defined by forcing 10mA on COIL1 - COIL2

Note 2) The tolerance of the resonant capacitor is $\pm 15\%$ over the whole production.

On a wafer basis, the tolerance is $\pm 2\%$


Timing Characteristics

 V_{DD} = 1.5V, V_{SS} = 0V, f_{coil} = 134kHz square wave, T_a = 25°C

 V_{C1} = 1.0V with positive peak at V_{DD} and negative peak at V_{DD} -1V unless otherwise specified


limings are derived from the field f	frequency and are	e specified as a number of RF periods.		
Parameter	Symbol	Test Conditions	Value	Units
Read Bit Period	T _{rdb}	depending on option	64, 32, 16	RF periods

Timing Waveforms





Block Diagram



Functional Description General

The EM4102 is supplied by means of an electromagnetic field induced on the attached coil. The AC voltage is rectified in order to provide a DC internal supply voltage. When the last bit is sent, the chip will continue with the first bit until the power goes off.

Full Wave Rectifier

The AC input induced in the external coil by an incident magnetic field is rectified by a Graetz bridge. The bridge will limit the internal DC voltage to avoid malfunction in strong fields.

Clock Extractor

One of the coil terminals (COIL1) is used to generate the master clock for the logic function. The output of the clock extractor drives a sequencer.

Sequencer

The sequencer provides all necessary signals to address the memory array and to encode the serial data out. Three mask programmed encoding versions of logic are

available. These three encoding types are Manchester, biphase and PSK. The bit rate for the first and the second type can be 64 or 32 periods of the field frequency. For the PSK version, the bit rate is 16.

The sequencer receives its clock from the COIL1 clock extractor and generates every internal signal controlling the memory and the data encoder logic.

Data Modulator

The data modulator is controlled by the signal Modulation Control in order to induce a high current in the coil. The coil 2 transistor drives this high current. This will affect the magnetic field according to the data stored in the memory

Tesis publicada con autorización del autor No olvide citar esta tesis

Memory Array for Manchester & Bi-Phase encoding ICs

The EM4102 contains 64 bits divided in five groups of information. 9 bits are used for the header, 10 row parity bits (P0-P9), 4 column parity bits (PC0-PC3), 40 data bits (D00-D93), and 1 stop bit set to logic 0.

1 1 1	1	1	1	1	1	1	9 header bits
8 version bits or		D00	D01	D02	D03	P0	
customer ID		D10	D11	D12	D13	P1	
		D20	D21	D22	D23	P2	
32 data bits		D30	D31	D32	D33	P3	
		D40	D41	D42	D43	P4	
		D50	D51	D52	D53	P5	
		D60	D61	D62	D63	P6	
		D70	D71	D72	D73	P7	
		D80	D81	D82	D83	P8	
		D90	D91	D92	D93	P9	10 line parity
		PC0	PC1	PC2	PC3	S0	bits

4 column parity bits

The header is composed of the 9 first bits which are all programmed to "1". Due to the data and parity organisation, this sequence cannot be reproduced in the data string. The header is followed by 10 groups of 4 data bits allowing 100 billion combinations and 1 even row parity bit. Then, the last group consists of 4 event column parity bits without row parity bit. S0 is a stop bit which is written to "0"

Bits D00 to D03 and bits D10 to D13 are customer specific identification.

These 64 bits are outputted serially in order to control the modulator. When the 64 bits data string is outputted, the output sequence is repeated continuously until power



EM4102

Memory Array for PSK encoding ICs

The PSK coded IC's are programmed with odd parity for P0 and P1 and always with a logic zero.

The parity bits from P2 to P9 are even.

The column parity PC0 to PC3 are calculated including the version bits and are even parity bits.

Code Description

Manchester

There is always a transition from ON to OFF or from OFF to ON in the middle of bit period. At the transition from logic bit "1" to logic bit "0" or logic bit "0" to logic bit "1" the phase change. Value high of data stream presented below modulator switch OFF, low represents switch ON (see Fig. 6).

Manchester Code

Biphase Code

At the beginning of each bit, a transition will occur. A logic bit "1" will keep its state for the whole bit duration and a logic bit "0" will show a transition in the middle of the bit duration (see Fig. 7).

PSK Code

Modulation switch goes ON and OFF alternately every period of carrier frequency. When a phase shift occurs, a logical "0" is read from the memory. If no shift phase occurs after a data rate cycle, a logical "1" is read (see Fig. 8).




Fig. 8



EM4102

Pad Description

Pad	Name	Function	1		
1	COIL2	Coil terminal 2 / data output		_	4
2	COIL1	Coil terminal 1 / clock input			
3	VDD	Positive internal supply voltage			
4	VSS	Negative internal supply voltage	2		3

CHIP Dimensions





Fig. 9



Ordering Information

Die Form



This chart shows general offering; for detailed Part Number to order, please see the table "Standard Versions" below.

Card Form

This chart shows general offering; for detailed Part Number to order, please see the table "Standard Versions" below.

EM4102 A6 CX - %%%

	<u> </u>
Version:	Customer Version:
A6 = Manchester, 64 clocks per bit	%%% = only for custom specific version
A5 = Manchester, 32 clocks per bit	
B6 = Bi-Phase, 64 clocks per bit	Card form:
B5 = Bi-Phase, 32 clocks per bit	CX = Card without magnetic strip, GLOSS
C4 = PSK, 16 clocks per bit	CY = Card without magnetic strip, MATT
	CM = Card with magnetic strip, GLOSS
	CN = Card with magnetic strip, MATT

Remarks:

- For ordering please use table of "Standard Version" table below.
- For specifications of Delivery Form, including gold bumps, tape and bulk, as well as possible other delivery form or packages, please contact EM Microelectronic-Marin S.A. Sales office.
- Note 1: This is a non-standard package. Please contact EM Microelectronic-Marin S.A Sales office for availability.

Standard Versions:

The versions below are considered standards and should be readily available. For other versions or other delivery form, please contact EM Microelectronic-Marin S.A. Please make sure to give complete part number when ordering, <u>without</u> spacing.

Part Number	Bit coding	Cycle/bit	Card / Die Form	Delivery Form	For EM inter only	nal use
				/ bumping	old version	OPS#
EM4102 A6 CM	Manchester	64	card with magnetic strip, GLOSS	-	001	2973
EM4102 A6 CX	Manchester	64	card wihtout magnetic strip, GLOSS	-	001	2972
EM4102 A6 CY	Manchester	64	card wihtout magnetic strip, MATT	-	001	2971
EM4102 A6 WP11E	Manchester	64	Die in waffle pack, 11 mils	with gold bumps	001	3199
EM4102 A6 WS11E	Manchester	64	Sawn wafer/Frame, 11 mils	with gold bumps	001	4019
EM4102 A6 WT11E	Manchester	64	Die on sticky tape, 11 mils	with gold bumps	001	2881
EM4102 A6 WW11E	Manchester	64	Unsawn wafer, 11 mils	with gold bumps	001	3711
EM4102 XX YYY-%%%	custom	custom	custom	custom	%%%	

Product Support

Check our Web Site under Products/RF Identification section. Questions can be sent to cid@emmicroelectronic.com

EM Microelectronic-Marin SA cannot assume responsibility for use of any circuitry described other than circuitry entirely embodied in an EM Microelectronic-Marin SA product. EM Microelectronic-Marin SA reserves the right to change the circuitry and specifications without notice at any time. You are strongly urged to ensure that the information given has not been superseded by a more up-to-date version.

Pruebas de Sistema de acceso vehicular PUCP

N° de pruebas : 70





acceso

ELEE ARMANDO CMBpo 20153004 Datos del Ingreso Pasca 2119/262 Jeday hara



			Parkie PUCP				
and the second s	FECHA	HORA	FLACA	CODIGOPUCP	AP.PATERNO	AP MATERNO	NOMBRES
	2017-05-26 2017-05-28 2017-05-27 2017-06-27	11 34 56 11 35 36 11 16 45 11 20 35	F4Y163 F4Y163 F4V163 F4Y163	20111082 20111894 20111080 20111859	MARTINEZ MEDINA ZANABRIA GOMERIO	ESPINOZA LEANDRO CARMONA VASOLIEZ	EDURDES MI. BRIAN NICOL EDSON JOEL LUIS ENRIQUE
tos del alumno							
0							
				100			
5	Part of the second seco	-	-	-tall-	50.0		
	2-1	52	-	STUR	50-		
	4		-	AL	-		
5 Apellido Paterno						VENES,	ke.
5 Apellido Paterno B431C/C						(ENEB)	15
5 Apellido Paterno BASEA1 Apellido Materno	1					(ENES)	15-10
5 Apellolo Paterno BASEN Apellolo Moderno GUERE Nombres CRESTAN ANCELO							and the
5 Apelido Paterno BASCIO Apelido Moderno GUESE Nombres CESTEMARELO Codigo							
5 Apelido Paterno BASILIO Apelido Meterno GUESE Membros Cestina Andréi do Cestina Andréi do Cestina Andréi do Zol Lucio d							
5 Apelido Paterno BASCIO Apelido Moderno GUESE Nombres CESTEMARELO Codigo			7				
5 Apellob Paterno BASERT Apellob Motorno GUERE Nondrea CRESTMA ANCELO Caldao Datos del Ingreso			7				
5 Apellok Paterno 2450,01 Apellok Moterno GUBRE California Califor			7				
T Ayelido Paterno EASEAU Agelido Materno GUERE Nordros Castran Andello Castran Andello Castran Andello Castran Andello Castran Andello Castran Andello Datos del Ingreso Placo			7				



Las			Parkie PUCP				
- Charles -	FECHA.	HORA	PLACA	CODISOPUCP	AP.PATERNO.	AP MATERNO	NOMERES
	2017-06-26	11;34:55	F4Y183	20111002	MARTINEZ	ESPINOZA	LOURDES W
	2017-06-26 2017-06-27	11:35:35	F4Y163 F4V163	20111694 20111000	MEDINA ZANABRIA	LEANDRO CARMONA	EDSON JOEL
	2017-06-27	11:20:35	F4V163	20111859	GOMERO	VASQUEZ	LUIS ENRIQUE
	2017-06-27	11:35:55	LIH277	20111003	BASILIO	GUERE	CRISTIAN AN_
1 - 10	2017-06-27	11:38:31	AE.ISB9	20111002	MARTINEZ	ESPINOZA	LOURDES M
17							
Datos del alumno		-	_		_	-	
ø			_	_			
	111 11		y	a distant	1000		
Apellido Paterno	-	C V		1000	ALC: NO		
	-	and the	the state		1 1		
LARSAND	T-Long	-000			1		
Apellials Madernas	X		- 1 -	ALL ADD	TRA	T BELLEN	a contraction of the contraction
PERNANDEZ	01	Links		- 7833	100 M		
Northean	-	-		and the second	A STATE	_	
86477-2215-772277	100						NC.
Cidgo	1				-	1	A 152
10011100	1.1					No.	
Datos del Ingreso	and the second second		11 - 21		1000	and	
Flean		a		201 Jack	all shares where	nn	~
AED496					X	20	
fuche y hore						The second second	
114218						STATISTICS.	
						200850	
2017/6/27							

24			Parkie PUCP				
and the second second	FECHA.	HORA	PLACA	CODIGOPUCP	AP PATERNO	APIMATERNO	NOMERES
	2017-06-26	11:34:55	F4Y153	20111002	MARTINEZ	ESPINOZA	LOURDES M
	2017-06-26	11.35.35	F4Y163	20111694	MEDINA	LEANDRO	BRIAN NICOL
	2017-06-27	11:16:45	F4V163	20111000	ZANABRIA	CARMONA	EDSON JOEL
ALC: NOT THE REAL PROPERTY OF	2017-06-27	11:20:35	F4Y163	20111859	GOMERO	VASQUEZ	LUIS ENRIQU
	2017-06-27 2017-06-27	11:35:55	L0H277	20111003 20111002	BASILIO	QUERE	CRISTIAN AN
	2017-06-27	+1:38:31	AEJ588	20111002	MARTINEZ	ESPINOZA	LOURDES M
100 A							
Datos del alumno	-						
10				_	-		
4	BER		MALE OF A	TT	-111		
Apellido Paterno	27	1	THE)	- 1			
AMR7NEZ		100	- Costa				
Apellick Materno	-0-		1000			Links,	0.
ESPINOZA		- 0 - 16-2		1 24			
Consector.		-					
hantres		-		and the second		-	
LOURDESMILAGROS	-	-			1		100
Colligo						m l	
30111002		-	1	and the second se	a company of		
		-	1000	STORE IN L		a louis	100 M
Datos del Ingreso					The state of		
Place	-		Salar -			nn	
4TW338					1.00		
4197338							
recha y hora						Mirgare M	No.
11:432						acceso	
2017/6/27						BOOR S.C.	
and the st							
				1141			
14			Parioe PUCP		_	-	+ =
	FECHA	HORA		8	AP-PATERIND	APINATERNO	- D
	FECHA 2017-05-28	H0R4 1134.55	Parke PUCP PLACA F4Y163	C000G0FUCF 20111002	MARTINE2	ESPINOZA.	LOURDES M
	FECHA. 2017-06-28 2017-06-26	H0R4 1134.56 1135.36	Parke PUCP PLACA F4Y163 F4Y163	C000G0PUCP 20111002 20111594	MARTINEZ MEDINA	ESPINOZA LEANDRO	LOURDES M BRIAN NICOL
	FECHA 2017-06-28 2017-06-26 2017-06-27	HORA 11:34:56 11:35:36 11:16:45	Parke PUCP PLACA F4Y163 F4Y163 F4Y163	CD0%C0FUCP 20111002 20111594 20111000	MARTINEZ MEDINA ZANABRIA	ESPINOZA LEANDRD CARMONA	LOURDES M BRIAN NICOL EDSON JOEL
	FECHA 2017-06-28 2017-06-28 2017-06-27 2017-06-27	HORA 1134.56 1135.38 1116.45 1120.35	Parke PUCP PLACA F4Y163 F4Y163 F4Y163 F4Y163 F4Y163	CDOIGOPUCP 20111002 20111004 20111000 20111059	MARTINEZ MEDINA ZANABRIA GOMERO	ESPINOZA LEANDRO CARMONA VASQUEZ	LOURDES M BRIAN NICOL EDSON JOEL LUIS ENRIQU
	FECH4. 2017-36-28 2017-36-28 2017-36-27 2017-36-27 2017-36-27	HORA 1134.56 1135.36 1116.45 1120.35 1136.55	Parke PUCP PLACA F4Y163 F4Y163 F4Y163 F4Y163 LH/277	C00000PUCP 20111002 20111694 20111898 20111858 20111858	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO	ESPINOZA LEANDRO CARMONA VASQUEZ GUERE	LOURDES M BRIAN NICOL EDSON JOEL LUIS ENRIQU CRISTIAN AN
	FECH4 2017-36-28 2017-36-28 2017-36-27 2017-36-27 2017-36-27 2017-36-27	HORA 1134.55 1135.38 1116.45 1120.35 1138.55 1138.31	Parkie PUCP PLACA F4/163 F4/163 F4/163 F4/163 L0/277 AEJ588	CDDIGCPUCP 20111502 20111594 20111594 20111598 20111598 20111503 20111502	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ	ESPINOZA LEANDRO CARMONA VASQUEZ GUERE ESPINOZA	LOURDES M BRIAN NICOL EDSON JOEL LUIS ENRIOL CRISTIAN AN LOURDES M
	FECH4. 2017-36-28 2017-36-28 2017-36-27 2017-36-27 2017-36-27	HORA 1134.56 1135.36 1116.45 1120.35 1136.55	Parke PUCP PLACA F4Y163 F4Y163 F4Y163 F4Y163 LH/277	C00000PUCP 20111002 20111694 20111898 20111858 20111858	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO	ESPINOZA LEANDRO CARMONA VASQUEZ GUERE	LOURDES M BRIAN NICOL EDSON JOEL LUIS ENRIOL CRISTIAN AN LOURDES M
	FECH4 2017-36-28 2017-36-28 2017-36-27 2017-36-27 2017-36-27 2017-36-27	HORA 1134.55 1135.38 1116.45 1120.35 1138.55 1138.31	Parkie PUCP PLACA F4/163 F4/163 F4/163 F4/163 L0/277 AEJ588	CDDIGCPUCP 20111502 20111594 20111594 20111598 20111598 20111503 20111502	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ	ESPINOZA LEANDRO CARMONA VASQUEZ GUERE ESPINOZA	LOURDES M BRIAN NICOL EDSON JOEL LUIS ENRIOL CRISTIAN AN LOURDES M
	FECH4 2017-36-28 2017-36-28 2017-36-27 2017-36-27 2017-36-27 2017-36-27	HORA 1134.55 1135.38 1116.45 1120.35 1138.55 1138.31	Parkie PUCP PLACA F4/163 F4/163 F4/163 F4/163 L0/277 AEJ588	CDDIGCPUCP 20111502 20111594 20111594 20111598 20111598 20111503 20111502	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ	ESPINOZA LEANDRO CARMONA VASQUEZ GUERE ESPINOZA	LOURDES M BRIAN NICOL EDSON JOEL LUIS ENRIOL CRISTIAN AN LOURDES M
	FECH4 2017-36-28 2017-36-28 2017-36-27 2017-36-27 2017-36-27 2017-36-27	HORA 1134.55 1135.38 1116.45 1120.35 1138.55 1138.31	Parkie PUCP PLACA F4/163 F4/163 F4/163 F4/163 L0/277 AEJ588	CDDIGCPUCP 20111502 20111594 20111594 20111598 20111598 20111503 20111502	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ	ESPINOZA LEANDRO CARMONA VASQUEZ GUERE ESPINOZA	LOURDES M BRIAN NICOL EDSON JOEL LUIS ENRIOL CRISTIAN AN LOURDES M
	FECH4 2017-36-28 2017-36-28 2017-36-27 2017-36-27 2017-36-27 2017-36-27	HORA 1134.55 1135.38 1116.45 1120.35 1138.55 1138.31	Parkie PUCP PLACA F4/163 F4/163 F4/163 F4/163 L0/277 AEJ588	CDDIGCPUCP 20111502 20111594 20111594 20111598 20111598 20111503 20111502	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ	ESPINOZA LEANDRO CARMONA VASQUEZ GUERE ESPINOZA	LOURDES M BRIAN NICOL EDSON JOEL LUIS ENRIQL CRISTIAN AN LOURDES M
el Datos del alumno	FECH4 2017-36-28 2017-36-28 2017-36-27 2017-36-27 2017-36-27 2017-36-27	HORA 1134.55 1135.38 1116.45 1120.35 1138.55 1138.31	Parkie PUCP PLACA F4/163 F4/163 F4/163 F4/163 L0/277 AEJ588	CDDIGCPUCP 20111502 20111594 20111594 20111598 20111598 20111503 20111502	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ	ESPINOZA LEANDRO CARMONA VASQUEZ GUERE ESPINOZA	LOURDES M BRIAN NICOL EDSON JOEL LUIS ENRIQL CRISTIAN AN LOURDES M
	FECH4 2017-36-28 2017-36-28 2017-36-27 2017-36-27 2017-36-27 2017-36-27	HORA 1134.55 1135.38 1116.45 1120.35 1138.55 1138.31	Parkie PUCP PLACA F4/163 F4/163 F4/163 F4/163 L0/277 AEJ588	CDDIGCPUCP 20111502 20111594 20111594 20111598 20111598 20111503 20111502	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ	ESPINOZA LEANDRO CARMONA VASQUEZ GUERE ESPINOZA	LOURDES M BRIAN NICOL EDSON JOEL LUIS ENRIQL CRISTIAN AN LOURDES M
el Datos del alumno	FECH4 2017-36-28 2017-36-28 2017-36-27 2017-36-27 2017-36-27 2017-36-27	HORA 1134.55 1135.38 1116.45 1120.35 1138.55 1138.31	Parkie PUCP PLACA F4/163 F4/163 F4/163 F4/163 L0/277 AEJ588	CDDIGCPUCP 20111502 20111594 20111594 20111598 20111598 20111503 20111502	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ	ESPINOZA LEANDRO CARMONA VASQUEZ GUERE ESPINOZA	LOURDES M BRIAN NICOL EDSON JOEL LUIS ENRIOL CRISTIAN AN LOURDES M
Datos del alumno	FECH4 2017-36-28 2017-36-28 2017-36-27 2017-36-27 2017-36-27 2017-36-27	HORA 1134.55 1135.38 1116.45 1120.35 1138.55 1138.31	Parkie PUCP PLACA F4/163 F4/163 F4/163 F4/163 L0/277 AEJ588	CDDIGCPUCP 20111502 20111594 20111594 20111598 20111598 20111503 20111502	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ	ESPINOZA LEANDRO CARMONA VASQUEZ GUERE ESPINOZA	LOURDES M BRIAN NICOL EDSON JOEL LUIS ENRIOL CRISTIAN AN LOURDES M
Datos del alumno	FECH4 2017-36-28 2017-36-28 2017-36-27 2017-36-27 2017-36-27 2017-36-27	HORA 1134.55 1135.38 1116.45 1120.35 1138.55 1138.31	Parkie PUCP PLACA F4/163 F4/163 F4/163 F4/163 L0/277 AEJ588	CDDIGCPUCP 20111502 20111594 20111594 20111598 20111598 20111503 20111502	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ	ESPINOZA LEANDRO CARMONA VASQUEZ GUERE ESPINOZA	LOURDES M BRIAN NICOL EDSON JOEL LUIS ENRIOL CRISTIAN AN LOURDES M
Datos del alumno	FECH4 2017-36-28 2017-36-28 2017-36-27 2017-36-27 2017-36-27 2017-36-27	HORA 1134.55 1135.38 1116.45 1120.35 1138.55 1138.31	Parkie PUCP PLACA F4/163 F4/163 F4/163 F4/163 L0/277 AEJ588	CDDIGCPUCP 20111502 20111594 20111594 20111598 20111598 20111503 20111502	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ	ESPINOZA LEANDRO CARMONA VASQUEZ GUERE ESPINOZA	LOURDES M BRIAN NICOL EDSON JOEL LUIS ENRIOL CRISTIAN AN LOURDES M
Arriado Paceros Edistos del alumno	FECH4 2017-36-28 2017-36-28 2017-36-27 2017-36-27 2017-36-27 2017-36-27	HORA 1134.55 1135.38 1116.45 1120.35 1138.55 1138.31	Parkie PUCP PLACA F4/163 F4/163 F4/163 F4/163 L0/277 AEJ588	CDDIGCPUCP 20111502 20111594 20111594 20111598 20111598 20111503 20111502	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ	ESPINOZA LEANDRO CARMONA VASQUEZ GUERE ESPINOZA	LOURDES M BRIAN NICOL EDSON JOEL LUIS ENRIOL CRISTIAN AN LOURDES M
Arriado Halarano	FECH4 2017-36-28 2017-36-28 2017-36-27 2017-36-27 2017-36-27 2017-36-27	HORA 1134.55 1135.38 1116.45 1120.35 1138.55 1138.31	Parkie PUCP PLACA F4/163 F4/163 F4/163 F4/163 L0/277 AEJ588	CDDIGCPUCP 20111502 20111594 20111594 20111598 20111598 20111503 20111502	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ	ESPINOZA LEANDRO CARMONA VASQUEZ GUERE ESPINOZA	LOURDES M BRIAN NICOL EDSON JOEL LUIS ENRIOL CRISTIAN AN LOURDES M
Datos del alumno	FECH4 2017-36-28 2017-36-28 2017-36-27 2017-36-27 2017-36-27 2017-36-27	HORA 1134.55 1135.38 1116.45 1120.35 1138.55 1138.31	Parkie PUCP PLACA F4/163 F4/163 F4/163 F4/163 L0/277 AEJ588	CDDIGCPUCP 20111502 20111594 20111594 20111598 20111598 20111503 20111502	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ	ESPINOZA LEANDRO CARMONA VASQUEZ GUERE ESPINOZA	LOURDES M BRIAN NICOL EDSON JOEL LUIS ENRIOL CRISTIAN AN LOURDES M
La constantion of the second s	FECH4 2017-36-28 2017-36-28 2017-36-27 2017-36-27 2017-36-27 2017-36-27	HORA 1134.55 1135.38 1116.45 1120.35 1138.55 1138.31	Parkie PUCP PLACA F4/163 F4/163 F4/163 F4/163 L0/277 AEJ588	CDDIGCPUCP 20111502 20111594 20111594 20111598 20111598 20111503 20111502	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ	ESPINOZA LEANDRO CARMONA VASQUEZ GUERE ESPINOZA	LOURDES M BRIAN NICOL EDSON JOEL LUIS ENRIOL CRISTIAN AN LOURDES M
Avertiale Paterne Godio Avertiale Materne Godio Nondres	FECH4 2017-36-28 2017-36-28 2017-36-27 2017-36-27 2017-36-27 2017-36-27	HORA 1134.55 1135.38 1116.45 1120.35 1138.55 1138.31	Parkie PUCP PLACA F4/163 F4/163 F4/163 F4/163 L0/277 AEJ588	CDDIGCPUCP 20111502 20111594 20111594 20111598 20111598 20111503 20111502	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ	ESPINOZA LEANDRO CARMONA VASQUEZ GUERE ESPINOZA	LOURDES M BRIAN NICOL EDSON JOEL LUIS ENRIQU CRISTIAN AN
Lastan Arceso	FECH4 2017-36-28 2017-36-28 2017-36-27 2017-36-27 2017-36-27 2017-36-27	HORA 1134.55 1135.38 1116.45 1120.35 1138.55 1138.31	Parkie PUCP PLACA F4/163 F4/163 F4/163 F4/163 L0/277 AEJ588	CDDIGCPUCP 20111502 20111594 20111594 20111598 20111598 20111503 20111502	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ	ESPINOZA LEANDRO CARMONA VASQUEZ GUERE ESPINOZA	LOURDES M BRIAN NICOL EDSON JOEL LUIS ENRIOL CRISTIAN AN LOURDES M
Aprilia Maaraa Cucica Cation Aprilia Maaraa Cucica Cation	FECH4 2017-36-28 2017-36-28 2017-36-27 2017-36-27 2017-36-27 2017-36-27	HORA 1134.55 1135.38 1116.45 1120.35 1138.55 1138.31	Parkie PUCP PLACA F4/163 F4/163 F4/163 F4/163 L0/277 AEJ588	CDDIGCPUCP 20111502 20111594 20111594 20111598 20111598 20111503 20111502	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ	ESPINOZA LEANDRO CARMONA VASQUEZ GUERE ESPINOZA	LOURDES M BRIAN NICOL EDSON JOEL LUIS ENRIOL CRISTIAN AN LOURDES M
Aprilia Maaraa Cucica Cation Aprilia Maaraa Cucica Cation	FECH4 2017-36-28 2017-36-28 2017-36-27 2017-36-27 2017-36-27 2017-36-27	HORA 1134.55 1135.38 1116.45 1120.35 1138.55 1138.31	Parkie PUCP PLACA F4/163 F4/163 F4/163 F4/163 L0/277 AEJ588	CDDIGCPUCP 20111502 20111594 20111594 20111598 20111598 20111503 20111502	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ	ESPINOZA LEANDRO CARMONA VASQUEZ GUERE ESPINOZA	LOURDES M BRIAN NICOL EDSON JOEL LUIS ENRIQU CRISTIAN AN LOURDES M
E Catos del alumno P S Auvilia Pateron Castle Norderes Castle Norderes Castle Norderes Castle Norderes Castle	FECH4 2017-36-28 2017-36-28 2017-36-27 2017-36-27 2017-36-27 2017-36-27	HORA 1134.55 1135.38 1116.45 1120.35 1138.55 1138.31	Parkie PUCP PLACA F4/163 F4/163 F4/163 F4/163 L0/277 AEJ588	CDDIGCPUCP 20111502 20111594 20111594 20111598 20111598 20111503 20111502	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ	ESPINOZA LEANDRO CARMONA VASQUEZ GUERE ESPINOZA	LOURDES M BRIAN NICOL EDSON JOEL LUIS ENRIQU CRISTIAN AN LOURDES M
La constanti de la constanti La constanti de la constanti La constanti de la constanti La constanti de la constanti La constanti de la constanti Castinavi Avacia de Castinavi de Castinav	FECH4 2017-36-28 2017-36-28 2017-36-27 2017-36-27 2017-36-27 2017-36-27	HORA 1134.55 1135.38 1116.45 1120.35 1138.55 1138.31	Parkie PUCP PLACA F4/163 F4/163 F4/163 F4/163 L0/277 AEJ588	CDDIGCPUCP 20111502 20111594 20111594 20111598 20111598 20111503 20111502	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ	ESPINOZA LEANDRO CARMONA VASQUEZ GUERE ESPINOZA	LOURDES M BRIAN NICOL EDSON JOEL LUIS ENRIQU CRISTIAN AN LOURDES M
E Catos del alumno P S Auvilia Pateron Castle Norderes Castle Norderes Castle Norderes Castle Norderes Castle	FECH4 2017-36-28 2017-36-28 2017-36-27 2017-36-27 2017-36-27 2017-36-27	HORA 1134.55 1135.38 1116.45 1120.35 1138.55 1138.31	Parkie PUCP PLACA F4/163 F4/163 F4/163 F4/163 L0/277 AEJ588	CDDIGCPUCP 20111502 20111594 20111594 20111598 20111598 20111503 20111502	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ	ESPINOZA LEANDRO CARMONA VASQUEZ GUERE ESPINOZA	LOURDES M BRIAN NICOL EDSON JOEL LUIS ENRIQU CRISTIAN AN LOURDES M
La constanción de la constan constanción de la constanción de la c	FECH4 2017-36-28 2017-36-28 2017-36-27 2017-36-27 2017-36-27 2017-36-27	HORA 1134.55 1135.38 1116.45 1120.35 1138.55 1138.31	Parkie PUCP PLACA F4/163 F4/163 F4/163 F4/163 L0/277 AEJ588	CDDIGCPUCP 20111502 20111594 20111594 20111598 20111598 20111503 20111502	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ	ESPINOZA LEANDRO CARMONA VASQUEZ GUERE ESPINOZA	LOURDES M BRIAN NICOL EDSON JOEL LUIS ENRIOL CRISTIAN AN LOURDES M
La contra de la lumno Aco S Acolido Materio SASELO Acolido Materio Casta Casta Nendres Casta Casta Datos de l Ingreso Paus Datos de l Ingreso Paus	FECH4 2017-36-28 2017-36-28 2017-36-27 2017-36-27 2017-36-27 2017-36-27	HORA 1134.55 1135.38 1116.45 1120.35 1138.55 1138.31	Parkie PUCP PLACA F4/163 F4/163 F4/163 F4/163 L0/277 AEJ588	CDDIGCPUCP 20111502 20111594 20111594 20111598 20111598 20111503 20111502	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ	ESPINOZA LEANDRO CARMONA VASQUEZ GUERE ESPINOZA	LOURDES M BRIAN NICOL EDSON JOEL LUIS ENRIQU CRISTIAN AN LOURDES M
La constanción de la constan constanción de la constanción de la c	FECH4 2017-36-28 2017-36-28 2017-36-27 2017-36-27 2017-36-27 2017-36-27	HORA 1134.55 1135.38 1116.45 1120.35 1138.55 1138.31	Parkie PUCP PLACA F4/163 F4/163 F4/163 F4/163 L0/277 AEJ588	CDDIGCPUCP 20111502 20111594 20111594 20111598 20111598 20111503 20111502	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ	ESPINOZA LEANDRO CARMONA VASQUEZ GUERE ESPINOZA	LOURDES M BRIAN NICOL EDSON JOEL LUIS ENRIQU CRISTIAN AN LOURDES M
La contra de la lumno Aco S Acolido Materio SASE O Acolido Materio Casilio Ca	FECH4 2017-36-28 2017-36-28 2017-36-27 2017-36-27 2017-36-27 2017-36-27	HORA 1134.55 1135.38 1116.45 1120.35 1138.55 1138.31	Parkie PUCP PLACA F4/163 F4/163 F4/163 F4/163 L0/277 AEJ588	CDDIGCPUCP 20111502 20111594 20111594 20111598 20111598 20111503 20111502	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ	ESPINOZA LEANDRO CARMONA VASQUEZ GUERE ESPINOZA	LOURDES M BRIAN NICOL EDSON JOEL LUIS ENRIQU CRISTIAN AN LOURDES M

	FECHA	HORA	PLACA	CODIGOPUCE	AP PATERNO	AP.MATERNO	NOMERES.
	2017-06-28	11:34.95	F4Y163	20111002	MARTINEZ	ESPINOZA	LOURDES M
	2017-06-26	11:35:36	F4Y163	20111594	MEDINA	LEANDRO	BRIAN NICCE
	2017-06-27	11:16:45	F4V163	20111000	ZANABRIA	CARMONA	EDGON JOEL
26	2017-06-27	11:20:35	F4Y163	20111850	GOMERO	VASQUEZ	LUIS ENRIQUE
	2017-06-27	11:36:55	L94277	20111003	BASILIO	GUERE	CRISTIAN AN
1. MILLING	2017-06-27 2017-06-27	11:38:31 11:43:2	AEJ588 ATW338	20111002 20111002	MARTINEZ	ESPINOZA ESPINOZA	LOURDES M
191	2017-06-27	11.44.32	CIE870	20111003	BASILIO	GUERE	CRISTIAN AN
atos del alumno							
ID.	-			-			
	- mail - i			and the	2		
Apellido Paterno		AND		-	<u>ar</u>		
MARTINEZ	-	ALC: NO	11 11/51	and the second second			
Aperilido Materno	-	-		1-0-		VENILA.	
		FE-	In		1 2 3		Die .
DELACRUZ	- 19			and the second second		-	
Nondres							· .
ELLIEL ARMANDO	And in case of the local division of the loc			-	1		
Confee	T		-			as V	1.00
20222004						11	
	Contraction of the			1	-	A Valid	
			6.2	the second			1
Datos del Ingreso		A COLOR	1. 200	-	1000	nn	~
	Real Property lies						
Datos del Ingreso	and the second	-				1000	
Datos del Ingreso	Real Provide State				X	n	
Datos del Ingreso	Berner .				No.	2	
Datos del Ingreso Pome Pal:380 Roche y kore					X	EMAX	5
Datos del Ingreso Ponte F8L189					X		5
Datos del Ingreso Pome F8L389 Hoche y hore	10000				N	CIMNS A	5
Datos del Ingreso Pousa Fal:189 Rochay hera 11:66-42	1950 Carl				N.	200950	
Datos del Ingreso Pousa Fal:189 Rochay hera 11:66-42	1 Contraction				N.	acceso	

			Parkie PUCP				+ -
The second s	FECHA	HORA	PLACA	CODIGOPUCP	AP PATERNO	AP.MATERNO	NONBRES
	2017-06-26	11:34:56	F4Y163	201110.02	MARTINEZ	ESPINOZA	LOURDES ML
	2017-06-25	11:35:35	F4Y103	20111694	MEDINA	LEANDRO	BRIAN NICOL
Concerned and the second se	2017-06-27	11:10:45	F4V163	20111000	ZANABRIA.	CARMONA	EDSON JOEL
and the second se	2017-06-27	11:20:35	F4Y163	20111859	GOMERO	WASQUEZ	LUIS ENRIQU
	2017-06-27	11:35:55	LIH277	20111003	BASEIO	QUERE	CRISTIAN AN
	2017-06-27	11.38.31	AEJ58B	20111002	MARTINEZ	ESPINOZA	LOURDES ML
	2017-06-27 2017-06-27	11:43:2	ATV/338 CIE870	20111002 20111003	BASILIO	ESPINOZA GUERE	CRISTIAN AN
and the second se	2017-06-27	11:46:42	F8L380	20111003	MARTINEZ	DELACRUZ	ELUEL ARMA
10. 2		in p	ADDON				
10 2 Apolitido Patorno Zavalatica Apolitido Mastorno C.AleXiCNA Novatorno			-0			ULMER,	195
2 Apelido Paterno Zavidatia Apelido Materno CARIACINA			-				100
2 Aprilida Paterno Zaviditta Aprilida Materno Califacina Nontares							and the
2 Apolitida Paternio Zavidatitida Apolitida Matarnio Catalonia Nootanene Etiticon JOID			-				
2 Aprilida Paterno Zahidattak Aprilida Materno CARNONA Novatere Etiston JOG Collag Balida M		1					
2 Ageilide Paterne Zevidation Ageilide Materne Cashoona Northere Etaison Joog Cashoon Satutoon Datos del Ingreso							
2 Арейда Радетко Zavidatka Apeilede Matarno Costeniene Taticino Lotto Costenie Zaticino Cost Zaticino Datos del Ingreso Pasca							
2 Ageilide Paterne Zevidation Ageilide Materne Cashoona Northere Etaison Joog Cashoon Satutoon Datos del Ingreso							
2 Арейда Радетко Zavidatka Арейда Мабата Савистия Савистия Пабачи Лаба Сависа 2011.000 Datos del Ingreso Рака							
2 Apolitik Paternio Zavidatka Apolitik Materno Costrola Costrola Castrola Castrola Castrola Castrola Castrola Datos del Ingreso Panca Matages							

			Parkle PUCP				
	FECHA	HORA	PLACA	CODIGOPUCP	AP.PATERNO	AP.MATERNO	NOMERES
	2017-06-20	11:34:55	F4Y163	20111002	MARTINEZ	ESPINOZA.	LOURDES W
	2017-05-25	11:35:35	F4Y163	20111694	MEDINA	LEANDRO	BRIAN NICOL.
	2017-05-27	11:10:45	F4V163	20111000	ZANABRIA	CARMONA	EDSON JOEL
	2017-06-27	11:20:35	F4Y163	20111859	GOMERO	VASQUEZ	LUIS ENRIQUE
	2017-06-27	11:35:55	LIH277	20111003	BASILIO	GUERE	CRISTIAN AN
	2017-06-27	11:38:31	AEJ/588	20111002	MARTINEZ	ESPINOZA	LOURDES M.
	2017-05-27	+1:43.2	ATW338	20111002	MARTINEZ	ESPINOZA	LOURDES M.
	2017-06-27	+1:44:32	CIE87Q	20111003	BASILIO	GUERE.	CRISTIAN AN
	2017-06-27	11.46.42	F8L380	20111004	MARTINEZ	DELACRUZ	ELLIEL ARMA
	2017-06-27	11:48:31	AMA256	20111000	ZANABRIA	CARMONA	EDSON JOEL
latos del alumno	1.0						-
0	-		-	-			
	14	W. B.	-				
and the second s		COLUMN IN A	And the second		1000		
Apollido Pelarmo	and the owner where the party is not						
LIRBANCI	10000		CARGE ST	200 A	ALC: NOT THE OWNER OF		
					100		
Apelliali Materiar	10 20	-	in the second second	10 40	6	Terrell,	Res.
PERMANDEZ			-			4	1
Nombres	and the second second			Contract of the local division of the local	1	-	
MATHELS PREDY				4	7	P (1	A COL
	ALC: NOT THE OWNER.	-				at a	the second se
Citigo	A.C.	-	-	-			0
	Part and	-	-	1		-	2
Citilgo 20113201			-			A	2
Cadges Southoot Datos del Ingreso	1000	1		AN	-	A	2
Celler 2011201 Datos del Ingreso Piece	5	1	T	ax	-	in	2
Cadges Southoot Datos del Ingreso	-	1	1	CX.	det-	n	2
Cadgo 2011/201 Datos del Ingreso Piece B0//542	5		1	ax	Set	2 m	2
Celler 2011201 Datos del Ingreso Piece	5		ť	ex	Sel -	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	
Cadgo 2011/201 Datos del Ingreso Placa BD/0545	-		.C	-	Sel a	ALL AND ALL AN	2
Codyo 2012/201 Datos del Ingreso Piece B12/542 Nota yhara 25.5925				ax	Sec.	ACCESS OF THE PARTY OF THE PART	2
Caligo 2012/2015 Datos del Ingreso Pinese BC/VE45 Mecha y Nora	5			ax	Shet	ACCESO .	27
Codigo 2011/201 Datos del Ingreso Pines B17/549 Nocia yiana 21:59/25	6			AK	Shel	20020	
Codigo 2011/201 Datos Dece B07/545 Rocta y have 42:5025 2017/642	-	10			and a h	20020	2
Codigo 2011/201 Datos Dece B07/545 Rocta y have 42:5025 2017/642			Parkie PUCP		And a		-
Codigo 2011/201 Datos Dece B07/545 Rocta y have 42:5025 2017/642	FECHA	HORA	Parkie PUCP	CODEGPUCE		AP MATERNO	NOMBRES
Codigo 2011/201 Datos Dece B07/545 Rocta y have 42:5025 2017/642	FECHA. 2017-05-25	HORA 11.34.50	Parkie PUCP PLACA F4Y163	20111002	MARTINEZ	AP-MATERNO ESPINOZA	NOMBRES
Codigo 2011/201 Datos Dece B07/545 Rocta y have 42:5025 2017/642	FECHA 2017-05-25 2017-05-25	HORA 11.34.50 11.35.36	Parkie PUCP PLACA F4Y103 F4Y103	20111002 20111694	MARTINEZ MEDINA	AP MATERNO ESPINOZA LEANDRO	NOMBRES LOURDES MI BRIAN MICOL
Codigo 2011/201 Datos Dece B07/545 Rocta y have 42:5025 2017/642	FECH4, 2017-06-26 2017-05-26 2017-05-27	HIORA 11.34.50 11.35.36 11.16.45	Parkie PUCP PLACA F4Y103 F4Y103 F4Y103	20111002 20111694 20111000	MARTINEZ MEDINA ZANABRIA	AP-MATERNIC ESPINOZA LEANDRO CARINONA	NOMBRES LOURDES MI BRIAN NICOL EDSON JOEL
Codigo 2011/201 Datos Dece B07/545 Rocta y have 42:5025 2017/642	FECHA 2017-05-25 2017-05-25 2017-05-27 2017-05-27	HIORA 11.34.50 11.35.36 11.16.45 11.20.35	Parkie PUCP PLACA F4Y103 F4Y103 F4Y103 F4Y103	20111002 20111694 20111000 20111859	MARTINEZ MEDINA ZANABRIA GOMERO	AP:MATERNIO ESPINOZA LEANDRO CARDONA VASOLEŽ	NOMBRES LOURDES MI BRIAN NICOL EDSON JOEL LUIS ENRIQUE
Codigo 2011/201 Datos Dece B07/545 Rocta y have 42:5025 2017/642	FECHA 2017-05-25 2017-05-25 2017-05-27 2017-05-27 2017-05-27	HIORA 11.34.50 11.35.36 11.16.45 11.20.35 11.35.55	Parkie PUCP PUACA F4Y103 F4Y103 F4Y103 F4Y103 UH277	20111002 20111694 20111000 20111859 20111003	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO	AP-MATERNIO ESPINOZA LEANDRO CARNONA VASOUEZ GUERE	NOMBRES LOURDES MI BRIAN NICOL EDSON JOEL LUIS ENRIQUE CRISTIAN AN
Cadgo 2013/201 Datos Pince BU7/545 Actas yhara 25:57/25 2017/6627	FECHA 2017-06-26 2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27	HORA 11.34.50 11.35.36 11.35.36 11.25.36 11.35.56 11.35.56 11.38.31	Parkie PUCP PLACA F4Y103 F4Y103 F4Y103 F4Y103 UH277 AEJ588	20111092 20111094 20111090 20111859 20111003 20111003	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ	AP MATERNID ESPINOZA LEANDRO CARNONA VASOUEZ GUERE ESPINOZA	NOMBRES LOURDES MI BRIAN NICOL EDSON JOEL LUIS EMRIQUE CRISTIAN AN LOURDES MI
Cadgo 2013/201 Datos Pince BU7/545 Actas yhara 25:57/25 2017/6627	FECHA 2017-06-28 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	HORA 11:34:50 11:35:36 11:16:45 11:20:36 11:35:55 11:38:31 11:43:2	PLACA PLACA F4Y103 F4Y103 F4Y103 F4Y103 UH277 AEJ508 ATW338	20111002 20111094 20111000 20111859 20111003 20111002 20111002	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ MARTINEZ	AP.MATERNIO ESPINICZA LEANDRO CARNONA VASOUEZ GUERE ESPINICZA ESPINICZA	NOMBRES LOURDES ML BRIAN NICOL EDSON JOEL LUIS ENRIQUE CRISTIAN AN LOURDES MI LOURDES MI
Cadgo 2013/201 Datos Pince BU7/545 Actas yhara 25:57/25 2017/6627	FECHA 2017-05-28 2017-05-28 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27	HORA 11:34:50 11:35:36 11:35:55 11:35:55 11:38:31 11:43:2 11:44:32	Parkie PUCP PLAOA F4Y103 F4Y103 F4Y103 F4Y103 UH227 AEJ088 ATW338 CIEB70	20111002 20111094 20111000 20111050 20111003 20111002 20111002 20111002	MARTINEZ MEDINA ZANAERIA GOMERO BASILIO MARTINEZ BASILIO	AP MATERNIO ESPINOZA LEANDRO CARINDRO CARINDRO CARINDRO CARINORA ESPINOZA ESPINOZA ESPINOZA CUERE	NOMBRES LOURDES MI ERIAN NICOL EDSON JOEL LUIS ENARIQUE CRISTIAN AN LOURDES MI COURDES MI CRISTIAN AN
Codigo 2011/201 Datos del Ingreso Pines B17/549 Nocia yiana 21:59/25	FECHA 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	HORA 1134.50 1135.36 11.16.45 11.25.36 11.35.56 11.35.56 11.38.31 11.43.2 11.44.32 11.44.32 11.44.32	Parkie PUCP PLAOA F4Y103 F4Y103 F4Y103 F4	20111002 20111694 20111000 20111859 20111003 20111003 20111002 20111003 20111003 20111003	NARTINEZ NEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ	AP MATERNIO ESPINIOZA LEANDRO CARIJOHA VASQUEZ GUERE ESPINIOZA GUERE DE LA CRUZ DE LA CRUZ	NOMBRES LOURDES ML BRIAN NICOL EDSON JOEL LUIS ENRIQUE CRISTIAN AN LOURDES IM CRISTIAN AN CRISTIAN AN CRISTIAN AN
Cadgo 2013/201 Datos Pince BU7/545 Actas yhara 25:57/25 2017/6627	FECHA 2017-05-28 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27	HORA 11:34:50 11:35:36 11:16:45 11:20:35 11:35:55 11:35:35 11:35:35 11:35:35 11:43:2 11:44:32 11:44:32 11:46:42 11:46:33	Parkie PUCP PLACA F4Y103 F4Y103 F4Y103 F4Y103 LUH277 AEJ588 ATW338 OIE870 F8L380 AM265	20111002 20111094 20111090 20111090 20111093 20111002 20111002 20111003 20111004 20111004	MARTINEZ MEDINA ZANAERIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ ZANAERIA	AP MATERNIO ESPINOZA LEANDRO CARNONIA VISOUEZ GUERE ESPINOZA GUERE DE LA CRUZ DARNONIA	NOMBRES LOURDES MI ERINN NICOL EDSON JOEL LUIS ENRIQUE CRISTIAN AN LOURDES MI COURDES MI CRISTIAN AN ELLIEL ARMA EDSON JOEL
Codigo 2011/201 Datos Dece B07/545 Rocta y have 42:5025 2017/642	FECHA 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	HORA 1134.50 1135.36 11.16.45 11.20.36 11.35.55 11.35.55 11.33.31 11.43.2 11.44.32 11.44.32	Parkie PUCP PLAOA F4Y103 F4Y103 F4Y103 F4	20111002 20111694 20111000 20111859 20111003 20111003 20111002 20111003 20111003 20111003	NARTINEZ NEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ	AP MATERNIO ESPINIOZA LEANDRO CARIJOHA VASQUEZ GUERE ESPINIOZA GUERE DE LA CRUZ DE LA CRUZ	NOMBRES LOURDES MI BRIAN NICOL EDSON JOEL LUIS ENRIQUE CRISTIAN AN LOURDES MI LOURDES MI CRISTIAN AN CRISTIAN AN ELLIEL ARMA
Codigo 2011/201 Datos Dece B07/545 Rocta y have 42:5025 2017/647	FECHA 2017-05-28 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27	HORA 11:34:50 11:35:36 11:16:45 11:20:35 11:35:55 11:35:35 11:35:35 11:35:35 11:43:2 11:44:32 11:44:32 11:46:42 11:46:33	Parkie PUCP PLACA F4Y103 F4Y103 F4Y103 F4Y103 LUH277 AEJ588 ATW338 OIE870 F8L380 AM265	20111002 20111094 20111090 20111090 20111093 20111002 20111002 20111003 20111004 20111004	MARTINEZ MEDINA ZANAERIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ ZANAERIA	AP MATERNIO ESPINOZA LEANDRO CARNONIA VISOUEZ GUERE ESPINOZA GUERE DE LA CRUZ DARNONIA	NOMBRES LOURDES MI ERINN NICOL EDSON JOEL LUIS ENRIQUE CRISTIAN AN LOURDES MI COURDES MI CRISTIAN AN ELLIEL ARMA EDSON JOEL

٠

用約

29 BY

Tesis publicada con autorización del autor No olvide citar esta tesis

Cidigo 2011/005 Datos del Ingreso Pinon C1U170 Inthe phone

			Parkie PUCP				
	FECHA	HORA	PLACA	CODICOPULC	AP.PATERNO	APMATERNO	NOMBRES
	2017-06-26	113456	F4Y153	20111002	MARTINEZ	ESPINOZA	LOURDES M
ACCESSION AND ADDRESS OF ADDRESS	2017-06-26	11:35:36	F4Y163	20111694	MEDINA	LEANDRO	BRIAN NICOL.
100	2017-06-27	11:16:45	F4V163	20111000	ZANABRIA	C4RMONA	EDSON JOEL
100 5	2017-06-27	11:20:35	F4Y163	20111859	GOMERD	VASQUEZ	LUIS ENRIQU
	2017-06-27	11.35.55	LIH277	20111003	BASILID	GUERE	CRISTIAN AN
	2017-06-27	11:38:31	AE.(588	20111002	MARTINEZ	ESPINOZA	LOURDES MI
	2017-06-27	11:43.2	ATW338	20111002	MARTINEZ	ESPINOZA	LÓURDES W.
	2017-06-27 2017-06-27	114432 114642	CIE870 F8L380	20111003 20111004	BASILIO	GUERE DE LA CRUZ	CRISTIAN AN. ELLIEL ARNA
410. 82.	2017-06-27	11.48.31	AM4266	20111000	ZANABRIA	CARMONA	EDSON JOEL
	2017-06-27	1150.23	B0Y545	20111001	URBANO	FERNANDE2	
Datos del alumno	2017-06-27	11:53.4	C1U176	20111003	BASILIO	GUERE	CRISTIAN AN
10 *			1.0	Hate	Ser al		
Apellido Paterno	-	Jan		N- 1	A COLUMN TWO IS NOT		
ARE DOD FOR OW	100	-	and and a second second	-	-		
MAITTNEZ		SA	-	ALL AL	ALC: NO		
Apellido Materno	1004	_	All and a local division of the local divisi			NEINER	
	- 98	1000	12.5447	ALC: N			20/2
ESPINOZA	-				-		1
Numbres	-			7			- X
				5	2	× 1	
LOURDESMILAGROS		and the second division of the second divisio	-	1			100
Cálgo				-	-	11	
32111002						- W	
Datos del Ingreso	1		-				4
Place	aven'to	Part of the			THE OWNER	- no	1
B1Q112							
techa y hora						Citica and	10
						L MAX	
						acceso	
11:54:34							
11:54:54 3017/6/27							
	1.1.1			1111-1		Contracted of	
	<u> </u>		Parkie PUCP	UNC)			
20.76627	FECHA	HORA	Parkie PUCP PL4C4		AP PATERINO		
20.76627	2017-06-26	11:34:56	PL4C4 F4Y183	CODIGORUCP 20111002	MARTINE2	AP-MATERNO ESPINOZA	NOMBRES
20.76627	2017-06-26 2017-06-28	11:34:56 11:35:38	PL4C4 F4Y183 F4Y183	20111002 20111694	MARTINEZ MEDINA	AP MATERINO ESPINOZA LEANDRO	NOMBRES LOURDES N. BRIAN NICO.
20.76627	2017-06-26 2017-06-28 2017-06-27	1134.56 1135.38 1136.45	PLACA F4Y183 F4Y183 F4Y183 F4Y183	20111002 20111604 20111604 20111604	MARTINEZ MEDINA ZANABRIA	AP. MATERNO ESPINOZA LEANDRO CARIJONA	NONBRES LOURDESN BRIAN NICO. EDSON JOEL
20.76627	2017-06-26 2017-06-28 2017-06-27 2017-06-27	1134.56 1135.38 1116.45 1120.35	PL4C4 F4Y163 F4Y163 F4Y163 F4Y163 F4Y163	CODIGOPUCP 20111002 20111604 20111604 20111600 20111854	MARTINEZ MEDINA ZANABRIA GOMERO	AP.MATERINO ESPINOZA LEANDRO CARNONA VASQUEZ	NOMBRES LOURDES N. BRIAN NICO. EDSON JOEL LUIS ENRIQ
20.76627	2017-06-26 2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27	1134.56 1135.38 1136.45 1120.55 1135.56	PL4C4 F4Y163 F4Y163 F4Y163 F4Y163 F4Y163 LH277	CODIGOPUCP 20111002 20111694 20111600 20111858 20111003	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO	AP MATERINO ESPINOZA LEANDRO CARINONIA VASOLIEZ GUERE	NOMBRES LOURDES N BRIAN NICO EDSÓN JÓEL LUIS ENRIQ CRISTIAN A.
20.76627	2017-06-26 2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-08-27	1134.56 1135.38 1136.45 1120.35 1135.56 1138.31	PL4C4. F4Y163 F4Y163 F4Y163 F4Y163 F4Y163 LIH277 AEJ568	CODIGOPUCP 20111002 20111694 20111694 20111859 20111859 20111003 20111002	MARTINEZ MEDINA ZANABRIA GOILERO BASILIO MARTINEZ	AP.MATERINO ESPINOZA LEANDRO CARINONA VASOJEZ CJERE ESPINOZA	NOMBRES LOURDES N. BRIAN NICO. EDSÓN JÓEL LUIS ENRIQ. CRISTIAN A. LOURDES N.
20.76627	2017-06-26 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	1134.56 1135.38 1136.45 1120.35 1135.56 1138.31 1143.2	PL4C4 F4Y163 F4Y163 F4Y163 F4Y163 LH277 AEJ568 ATVK336	CODIGOPUCP 20111002 20111694 20111694 20111858 20111003 20111002 20111002	MARTINEZ MEDINA ZANABRIA GOIJERO BASILIO MARTINEZ MARTINEZ	AP MATERNAG ESPINOZA LEANDRO CARINONA VASOUEZ GUERE ESPINOZA ESPINOZA	NDMBRES LOURDES N. BRUN NICO. EDSCN JOEL LUIS ENRIQ. CRISTIAN A. LOURDES N. LOURDES N.
20.76627	2017-06-26 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	113456 113538 113645 112035 113555 113831 11432 114432	PLACA F4Y183 F4Y183 F4Y183 LH277 AEJ588 ATVx538 CIE870	CODIGOPUCP 20111002 20111694 20111000 20111858 20111002 20111002 20111002 20111002	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO	AP MATERNO ESPINOZA LEANDRO CARNONA VASOUEZ CUERE ESPINOZA ESPINOZA ESPINOZA	NOMBRES LOURDESN BRIAN NICO. EDSON JOEL LUIS ENNIO. CRISTIAN A. LOURDES N. LOURDES N. CRISTIAN A.
20.76627	2017-06-26 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	113456 113538 111645 112035 113555 113831 11482 114432 114642	PLACA. F4Y183 F4Y183 F4Y183 F4Y183 LH277 AEJ588 ATVI338 CE870 F8L380	CODIGOPUCP 20111002 20111694 20111694 20111000 20111003 20111002 20111002 20111000 20111000 20111004	MARTINE2 MEDINA 24N4BRJA GOMERO BASILIO MARTINE2 BASILIO MARTINE2 BASILIO MARTINE2	APIMATERINO ESPINOZA LEANDRO CARIDRO CUERE ESPINOZA ESPINOZA GUERE GUERE DE LA CRUZ	NOMBRES LOURDESN BRIAN NICO EDSON JOEL LUIS ENRO CRISTIAN A. LOURDES N LOURDES N CRISTIAN A. ELUEL ARM
20.76627	2017-06-26 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	113456 113538 111645 112035 113555 113831 11432 114432 114642 114831	PLACA, F4Y183 F4Y183 F4Y183 F4Y183 LIM277 AEJ568 ATV/338 CIE870 F8L380 AIA2286	CODEGOFUCP 20111002 20111694 20111894 20111858 20111002 20111002 20111002 20111002 20111002 20111004 20111004	MARTINEZ MEDINA ZANABRIA GOMERO BASILIÓ MARTINEZ BASILIÓ MARTINEZ ZANABRIA	AP MATERING ESPINOZA LEMADRO CARMONA VASIOUEZ CUERE ESPINOZA GUERE ESPINOZA GUERE CARMONA	NOMBRES LOURDESN BRUN MICO EDSCN JOEL LUIS ENRIO CRISTIAN A. LOURDES N LOURDES N LOURDES N CRISTIAN A. ELUEL ARM EDSCN JOEL
30.742	2017-06-26 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	113456 113538 111645 112035 113555 113831 11482 114432 114642	PLACA. F4Y183 F4Y183 F4Y183 F4Y183 LH277 AEJ588 ATVI338 CE870 F8L380	CODIGOPUCP 20111002 20111694 20111694 20111000 20111003 20111002 20111002 20111000 20111000 20111004	MARTINE2 MEDINA 24N4BRJA GOMERO BASILIO MARTINE2 BASILIO MARTINE2 BASILIO MARTINE2	APIMATERINO ESPINOZA LEANDRO CARIDRO CUERE ESPINOZA ESPINOZA GUERE GUERE DE LA CRUZ	NOMBRES LOURDESN BRIAN NICO EDSON JOEL LUIS ENRO CRISTIAN A. LOURDES N LOURDES N CRISTIAN A. ELUEL ARM
30.742	2017-06-26 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:35:38 11:16:45 11:30:35 11:35:56 11:38:31 11:43:2 11:44:32 11:44:32 11:48:31 11:50:23	PL4C4 F4Y183 F4Y183 F4Y183 F4Y183 LH277 AE1588 ATM338 CIE870 F8L380 ABA288 B01545	CODEGOPLICE 20111002 20111694 20111000 20111859 20111003 20111002 20111002 20111000 20111004 20111004	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANABRA URBANO	AP.MATERNAO ESPINOZA LEAADRO CARRIONA VASOLIEZ CJERKE ESPINOZA ESPINOZA GJERKE DE LA CRUZ CARRIONA FERNANDEZ	NONBRES LOURDESN BRUN NOC. EDSCN JOEL LUIS ENNO. CRISTINA A. LOURDESN LOURDESN CRISTINA A. ELDEL ARM. EDSCN JOEL MATHEUS F
30.742	2017-06-26 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:35:38 11:16:45 11:30:35 11:35:56 11:38:31 11:43:2 11:44:32 11:44:32 11:48:31 11:50:23	PL4C4 F4Y183 F4Y183 F4Y183 F4Y183 LH277 AE1588 ATM338 CIE870 F8L380 ABA288 B01545	CODEGOPLICE 20111002 20111694 20111000 20111859 20111003 20111002 20111002 20111000 20111004 20111004	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANABRA URBANO	AP.MATERNAO ESPINOZA LEAADRO CARRIONA VASOLIEZ CJERKE ESPINOZA ESPINOZA GJERKE DE LA CRUZ CARRIONA FERNANDEZ	NONBRES LOURDESN BRUN NOC. EDSCN JOEL LUIS ENNO. CRISTINA A. LOURDESN LOURDESN CRISTINA A. ELDEL ARM. EDSCN JOEL MATHEUS F
30.76422	2017-06-26 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:35:38 11:16:45 11:30:35 11:35:56 11:38:31 11:43:2 11:44:32 11:44:32 11:48:31 11:50:23	PL4C4 F4Y183 F4Y183 F4Y183 F4Y183 LH277 AE1588 ATM338 CIE870 F8L380 ABA288 B01545	CODEGOPLICE 20111002 20111694 20111000 20111859 20111003 20111002 20111002 20111000 20111004 20111004	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANABRA URBANO	AP.MATERNAO ESPINOZA LEAADRO CARRIONA VASOLIEZ CJERKE ESPINOZA ESPINOZA GJERKE DE LA CRUZ CARRIONA FERNANDEZ	NONBRES LOURDESN BRUN NOC. EDSCN JOEL LUIS ENRID. CRISTUN A. LOURDESN LOURDESN CRISTUN A. ELDEL ARM. EDSCN JOEL MATHEUS F
at the set	2017-06-26 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:35:38 11:16:45 11:30:35 11:35:56 11:38:31 11:43:2 11:44:32 11:44:32 11:48:31 11:50:23	PL4C4 F4Y183 F4Y183 F4Y183 F4Y183 LH277 AE1588 ATM338 CIE870 F8L380 ABA288 B01545	CODEGOPLICE 20111002 20111694 20111000 20111859 20111003 20111002 20111002 20111000 20111004 20111004	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANABRA URBANO	AP.MATERNAO ESPINOZA LEAADRO CARRIONA VASOLIEZ CJERKE ESPINOZA ESPINOZA GJERKE DE LA CRUZ CARRIONA FERNANDEZ	NONBRES LOURDESN BRUN NOC. EDSCN JOEL LUIS ENRID. CRISTUN A. LOURDESN LOURDESN CRISTUN A. ELDEL ARM. EDSCN JOEL MATHEUS F
atites?	2017-06-26 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:35:38 11:16:45 11:30:35 11:35:56 11:38:31 11:43:2 11:44:32 11:44:32 11:48:31 11:50:23	PL4C4 F4Y183 F4Y183 F4Y183 F4Y183 LH277 AE1588 ATM338 CIE870 F8L380 ABA288 B01545	CODEGOPLICE 20111002 20111694 20111000 20111859 20111003 20111002 20111002 20111000 20111004 20111004	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANABRA URBANO	AP.MATERNAO ESPINOZA LEAADRO CARRIONA VASOLIEZ CJERKE ESPINOZA ESPINOZA GJERKE DE LA CRUZ CARRIONA FERNANDEZ	NONBRES LOURDESN BRUN NOC. EDSCN JOEL LUIS ENRID. CRISTUN A. LOURDESN LOURDESN CRISTUN A. ELDEL ARM. EDSCN JOEL MATHEUS F
30.7642 A Datos del alumno Jo A Apentidu Paterne	2017-06-26 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:35:38 11:16:45 11:30:35 11:35:56 11:38:31 11:43:2 11:44:32 11:44:32 11:48:31 11:50:23	PL4C4 F4Y183 F4Y183 F4Y183 F4Y183 LH277 AE1588 ATM338 CIE870 F8L380 ABA288 B01545	CODEGOPLICE 20111002 20111694 20111000 20111859 20111003 20111002 20111002 20111000 20111004 20111004	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANABRA URBANO	AP.MATERNAO ESPINOZA LEAADRO CARRIONA VASOLIEZ CJERKE ESPINOZA ESPINOZA GJERKE DE LA CRUZ CARRIONA FERNANDEZ	NONBRES LOURDESN BRUN NOC. EDSCN JOEL LUIS ENRID. CRISTUN A. LOURDESN LOURDESN CRISTUN A. ELDEL ARM. EDSCN JOEL MATHEUS F
302/16/27	2017-06-26 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:35:38 11:16:45 11:30:35 11:35:56 11:38:31 11:43:2 11:44:32 11:44:32 11:48:31 11:50:23	PL4C4 F4Y183 F4Y183 F4Y183 F4Y183 LH277 AE1588 ATM338 CIE870 F8L380 ABA288 B01545	CODEGOPLICE 20111002 20111694 20111000 20111859 20111003 20111002 20111002 20111000 20111004 20111004	MARTINE2 MEDINA ZANABRIA GOMERO BASILIO MARTINE2 BASILIO MARTINE2 BASILIO MARTINE2 ZANABRA URBANO	AP.MATERNAO ESPINOZA LEAADRO CARRIONA VASOLIEZ CJERKE ESPINOZA ESPINOZA GJERKE DE LA CRUZ CARRIONA FERNANDEZ	NONBRES LOURDESN BRUN NOC. EDSCN JOEL LUIS ENRID. CRISTUN A. LOURDESN LOURDESN CRISTUN A. ELDEL ARM. EDSCN JOEL MATHEUS F
302/16/27	2017-06-26 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	1134 99 1135 39 1135 49 1136 45 1120 55 1135 55 1135 55 1135 55 1135 55 1135 55 1135 55 1135 55 1144 20 1144 20 1146 21 1146 21 1150 21 1150 4	PL4C4 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47165 F47164 F47164 F47164 F47164 F47163 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47176 F4716	CODEGOPLICE 20111002 20111694 20111000 20111859 20111003 20111002 20111002 20111000 20111004 20111004	MARTINE2 MEDINA ZANABRIA GOMERO BASILIO MARTINE2 BASILIO MARTINE2 BASILIO MARTINE2 ZANABRA URBANO	AP.MATERNAO ESPINOZA LEAADRO CARRIONA VASOLIEZ CJERKE ESPINOZA ESPINOZA GJERKE DE LA CRUZ CARRIONA FERNANDEZ	NONBRES LOURDESN BRUN NOC. EDSCN JOEL LUIS ENRID. CRISTUN A. LOURDESN LOURDESN CRISTUN A. ELDEL ARM. EDSCN JOEL MATHEUS F
302/16/27	2017-06-26 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:35:38 11:16:45 11:30:35 11:35:56 11:38:31 11:43:2 11:44:32 11:44:32 11:46:42 11:48:31 11:50:23	PL4C4 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47165 F47164 F47164 F47164 F47164 F47163 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47176 F4716	CODEGOPLICE 20111002 20111694 20111000 20111859 20111003 20111002 20111002 20111000 20111004 20111004	MARTINE2 MEDINA ZANABRIA GOMERO BASILIO MARTINE2 BASILIO MARTINE2 BASILIO MARTINE2 ZANABRA URBANO	AP.MATERNAO ESPINOZA LEAADRO CARRIONA VASOLIEZ CJERKE ESPINOZA ESPINOZA GJERKE DE LA CRUZ CARRIONA FERNANDEZ	NONBRES LOURDESN BRUN NOC. EDSCN JOEL LUIS ENRID. CRISTUN A. LOURDESN LOURDESN CRISTUN A. ELDEL ARM. EDSCN JOEL MATHEUS F
30276422 B Datos del alumno Ap Apolialo Paterno Kastrikez Apolialo Materno Ceta Casz	2017-06-26 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	1134 99 1135 39 1135 49 1136 45 1120 55 1135 55 1135 55 1135 55 1135 55 1135 55 1135 55 1135 55 1144 20 1144 20 1146 21 1146 21 1150 21 1150 4	PL4C4 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47165 F47164 F47164 F47164 F47164 F47163 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47176 F4716	CODEGOPLICE 20111002 20111694 20111000 20111859 20111003 20111002 20111002 20111000 20111004 20111004	MARTINE2 MEDINA ZANABRIA GOMERO BASILIO MARTINE2 BASILIO MARTINE2 BASILIO MARTINE2 ZANABRA URBANO	AP.MATERNAO ESPINOZA LEAADRO CARRIONA VASOLIEZ CJERKE ESPINOZA ESPINOZA GJERKE DE LA CRUZ CARRIONA FERNANDEZ	NONBRES LOURDESN BRUN NOC. EDSCN JOEL LUIS ENRID. CRISTUN A. LOURDESN LOURDESN CRISTUN A. ELDEL ARM. EDSCN JOEL MATHEUS F
2017/6/27	2017-06-26 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	1134 99 1135 39 1135 49 1136 45 1120 55 1135 55 1135 55 1135 55 1135 55 1135 55 1135 55 1135 55 1144 20 1144 20 1146 21 1146 21 1150 21 1150 4	PL4C4 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47165 F47164 F47164 F47164 F47164 F47163 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47176 F4716	CODEGOPLICE 20111002 20111694 20111000 20111859 20111003 20111002 20111002 20111000 20111004 20111004	MARTINE2 MEDINA ZANABRIA GOMERO BASILIO MARTINE2 BASILIO MARTINE2 BASILIO MARTINE2 ZANABRA URBANO	AP.MATERNAO ESPINOZA LEAADRO CARRIONA VASOLIEZ CJERKE ESPINOZA ESPINOZA GJERKE DE LA CRUZ CARRIONA FERNANDEZ	NONBRES LOURDESN BRUN NOC. EDSCN JOEL LUIS ENRID. CRISTUN A. LOURDESN LOURDESN CRISTUN A. ELDEL ARM. EDSCN JOEL MATHEUS F
30276422 B Datos del alumno Ap Apolialo Paterno Kastrikez Apolialo Materno Ceta Casz	2017-06-26 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	1134 99 1135 39 1135 49 1136 45 1120 55 1135 55 1135 55 1135 55 1135 55 1135 55 1135 55 1135 55 1144 20 1144 20 1146 21 1146 21 1150 21 1150 4	PL4C4 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47165 F47164 F47164 F47164 F47164 F47163 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47176 F4716	CODEGOPLICE 20111002 20111694 20111000 20111859 20111003 20111002 20111002 20111000 20111004 20111004	MARTINE2 MEDINA ZANABRIA GOMERO BASILIO MARTINE2 BASILIO MARTINE2 BASILIO MARTINE2 ZANABRA URBANO	AP.MATERNAO ESPINOZA LEAADRO CARRIONA VASOLIEZ CJERKE ESPINOZA ESPINOZA GJERKE DE LA CRUZ CARRIONA FERNANDEZ	NONBRES LOURDESN BRUN NOC. EDSCN JOEL LUIS ENRID. CRISTUN A. LOURDESN LOURDESN CRISTUN A. ELDEL ARM. EDSCN JOEL MATHEUS F
2017/6/27	2017-06-26 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	1134 99 1135 39 1135 49 1136 45 1120 55 1135 55 1135 55 1135 55 1135 55 1135 55 1135 55 1135 55 1144 20 1144 20 1146 21 1146 21 1150 21 1150 4	PL4C4 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47165 F47164 F47164 F47164 F47164 F47163 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47176 F4716	CODEGOPLICE 20111002 20111694 20111000 20111859 20111003 20111002 20111002 20111000 20111004 20111004	MARTINE2 MEDINA ZANABRIA GOMERO BASILIO MARTINE2 BASILIO MARTINE2 BASILIO MARTINE2 ZANABRA URBANO	AP.MATERNAO ESPINOZA LEAADRO CARRIONA VASOLIEZ CJERKE ESPINOZA ESPINOZA GJERKE DE LA CRUZ CARRIONA FERNANDEZ	NONBRES LOURDESN BRUN NOC. EDSCN JOEL LUIS ENNO. CRISTINA A. LOURDESN LOURDESN CRISTINA A. ELDEL ARM. EDSCN JOEL MATHEUS F
302/16/27	2017-06-26 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	1134 99 1135 39 1135 49 1136 45 1120 55 1135 55 1135 55 1135 55 1135 55 1135 55 1135 55 1135 55 1144 20 1144 20 1146 21 1146 21 1150 21 1150 4	PL4C4 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47165 F47164 F47164 F47164 F47164 F47163 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47176 F4716	CODEGOPLICE 20111002 20111694 20111000 20111859 20111003 20111002 20111002 20111000 20111004 20111004	MARTINE2 MEDINA ZANABRIA GOMERO BASILIO MARTINE2 BASILIO MARTINE2 BASILIO MARTINE2 ZANABRA URBANO	AP.MATERNAO ESPINOZA LEAADRO CARRIONA VASOLIEZ CJERKE ESPINOZA ESPINOZA GJERKE DE LA CRUZ CARRIONA FERNANDEZ	NONBRES LOURDESN BRUN NOC. EDSCN JOEL LUIS ENNO. CRISTINA A. LOURDESN LOURDESN CRISTINA A. ELDEL ARM. EDSCN JOEL MATHEUS F
2027/6/27	2017-06-26 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	1134 99 1135 39 1135 49 1136 45 1120 55 1135 55 1135 55 1135 55 1135 55 1135 55 1135 55 1135 55 1144 20 1144 20 1146 21 1146 21 1150 21 1150 4	PL4C4 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47165 F47164 F47164 F47164 F47164 F47163 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47176 F4716	CODEGOPLICE 20111002 20111694 20111000 20111859 20111003 20111002 20111002 20111000 20111004 20111004	MARTINE2 MEDINA ZANABRIA GOMERO BASILIO MARTINE2 BASILIO MARTINE2 BASILIO MARTINE2 ZANABRA URBANO	AP.MATERNAO ESPINOZA LEAADRO CARRIONA VASOLIEZ CJERKE ESPINOZA ESPINOZA GJERKE DE LA CRUZ CARRIONA FERNANDEZ	NONBRES LOURDESN BRUN NOC. EDSCN JOEL LUIS ENNO. CRISTINA A. LOURDESN LOURDESN CRISTINA A. ELDEL ARM. EDSCN JOEL MATHEUS F
2019/0/27	2017-06-26 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	1134 99 1135 39 1135 49 1136 45 1120 55 1135 55 1135 55 1135 55 1135 55 1135 55 1135 55 1135 55 1144 20 1144 20 1146 21 1146 21 1150 21 1150 4	PL4C4 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47165 F47164 F47164 F47164 F47164 F47163 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47176 F4716	CODEGOPLICE 20111002 20111694 20111000 20111859 20111003 20111002 20111002 20111000 20111004 20111004	MARTINE2 MEDINA ZANABRIA GOMERO BASILIO MARTINE2 BASILIO MARTINE2 BASILIO MARTINE2 ZANABRA URBANO	AP.MATERNAO ESPINOZA LEAADRO CARRIONA VASOLIEZ CJERKE ESPINOZA ESPINOZA GJERKE DE LA CRUZ CARRIONA FERNANDEZ	NONBRES LOURDESN BRUN NOC. EDSCN JOEL LUIS ENNO. CRISTINA A. LOURDESN LOURDESN CRISTINA A. ELDEL ARM. EDSCN JOEL MATHEUS F
30276422	2017-06-26 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	1134 99 1135 39 1135 49 1136 45 1120 55 1135 55 1135 55 1135 55 1135 55 1135 55 1135 55 1135 55 1144 20 1144 20 1146 21 1146 21 1150 21 1150 4	PL4C4 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47165 F47164 F47164 F47164 F47164 F47163 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47176 F4716	CODEGOPLICE 20111002 20111694 20111000 20111859 20111003 20111002 20111002 20111000 20111004 20111004	MARTINE2 MEDINA ZANABRIA GOMERO BASILIO MARTINE2 BASILIO MARTINE2 BASILIO MARTINE2 ZANABRA URBANO	AP.MATERNAO ESPINOZA LEAADRO CARRIONA VASOLIEZ CJERKE ESPINOZA ESPINOZA GJERKE DE LA CRUZ CARRIONA FERNANDEZ	NONBRES LOURDESN BRUN NOC. EDSCN JOEL LUIS ENNO. CRISTINA A. LOURDESN LOURDESN CRISTINA A. ELDEL ARM. EDSCN JOEL MATHEUS F
30276622 Totos del alumno Dotos del alumno No Aquelido Paterio Aquelido Paterio Ceta Caloz Mantros Ceta Caloz Mantros Ceta Caloz Mantros Ceta Caloz Mantros Ceta Caloz Mantros Ceta Caloz Mantros Ceta Caloz Mantros Ceta Caloz Mantros Ceta Caloz Mantros Ceta Caloz Mantros Calos	2017-06-26 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	1134 99 1135 39 1135 49 1136 45 1120 55 1135 55 1135 55 1135 55 1135 55 1135 55 1135 55 1135 55 1144 20 1144 20 1146 21 1150 21 1150 21 1150 4	PL4C4 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47165 F47164 F47164 F47164 F47164 F47163 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47176 F4716	CODEGOPLICE 20111002 20111694 20111000 20111859 20111003 20111002 20111002 20111000 20111004 20111004	MARTINE2 MEDINA ZANABRIA GOMERO BASILIO MARTINE2 BASILIO MARTINE2 BASILIO MARTINE2 ZANABRA URBANO	AP.MATERNAO ESPINOZA LEAADRO CARRIONA VASOLIEZ CJERKE ESPINOZA ESPINOZA GJERKE DE LA CRUZ CARRIONA FERNANDEZ	NONBRES LOURDESN BRUN NOC. EDSCN JOEL LUIS ENNO. CRISTINA A. LOURDESN LOURDESN CRISTINA A. ELDEL ARM. EDSCN JOEL MATHEUS F
30276622 Totos del alumno No Aquilido Materia Aquilido Materia Aquilido Materia Cal Activit Materia Aquilido Materia Cal Activit Materia Materia Cal Activit Materia M	2017-06-26 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	1134 99 1135 39 1135 49 1136 45 1120 55 1135 55 1135 55 1135 55 1135 55 1135 55 1135 55 1135 55 1144 20 1144 20 1146 21 1150 21 1150 21 1150 4	PL4C4 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47165 F47164 F47164 F47164 F47164 F47163 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47176 F4716	CODEGOPLICE 20111002 20111694 20111000 20111859 20111003 20111002 20111002 20111000 20111004 20111004	MARTINE2 MEDINA ZANABRIA GOMERO BASILIO MARTINE2 BASILIO MARTINE2 BASILIO MARTINE2 ZANABRA URBANO	AP.MATERNAO ESPINOZA LEAADRO CARRIONA VASOLIEZ CJERKE ESPINOZA ESPINOZA GJERKE DE LA CRUZ CARRIONA FERNANDEZ	NONBRES LOURDESN BRUN NOC. EDSCN JOEL LUIS ENNO. CRISTINA A. LOURDESN LOURDESN CRISTINA A. ELDEL ARM. EDSCN JOEL MATHEUS F
30276422	2017-06-26 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	1134 99 1135 39 1135 49 1136 45 1120 55 1135 55 1135 55 1135 55 1135 55 1135 55 1135 55 1135 55 1144 20 1144 20 1146 21 1150 21 1150 21 1150 4	PL4C4 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47163 F47165 F47164 F47164 F47164 F47164 F47163 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47167 F47176 F4716	CODEGOPLICE 20111002 20111694 20111000 20111859 20111003 20111002 20111002 20111000 20111004 20111004	MARTINE2 MEDINA ZANABRIA GOMERO BASILIO MARTINE2 BASILIO MARTINE2 BASILIO MARTINE2 ZANABRA URBANO	AP.MATERNAO ESPINOZA LEAADRO CARRIONA VASOLIEZ CJERKE ESPINOZA ESPINOZA GJERKE DE LA CRUZ CARRIONA FERNANDEZ	NONBRES LOURDESN BRUN NOC. EDSCN JOEL LUIS ENNO. CRISTINA A. LOURDESN LOURDESN CRISTINA A. ELDEL ARM. EDSCN JOEL MATHEUS F

e de la companya de la			Parkie PUCP				- 18	-
The second s	FECHA	HORA	PLACA	CODIGOPUCP	AP PATERNO	APMATERNO	NOMBRES	1
	2017-08-26	11.34:56	F4Y163	20111002	MARTINEZ	ESPINOZA	LOURDESM	. 14
and the second s	2017-06-26	11.35:36	F4Y163	20111694	MEDINA	LEANDRO	BRIAN NICO	17
	2017-08-27	11,16:45	F4V163	20111000	ZANABRIA	CARMONA	EDSON JOEL	
100 000	2017-08-27 2017-08-27	11.20:35 11.35:55	F4V163 LIH277	20111859 20111003	GOMERO BASILIO	VASQUEZ GUERE	CRISTIAN A	1
261	2017-06-27	11.38.31	AE.1588	20111002	MARTINEZ	ESPINOZA	LOURDES M	1
the second se	2017-08-27	15:43:2	ATW338	20111002	MARTINEZ	ESPINOZ4	LOURDESM	
	2017-08-27	11.44.32	CIE870	20111003	BASILIO	GUERE	CRISTIAN A.	- 1
	2017-08-27 2017-08-27	11.46:42	F8L380 AMA266	20111004	ZANABRIA	DE LA CRUZ CARMONA	EDSON JOEL	
	2017-06-27	11.50(23	801545	20111001	URBANO	FERNANDEZ	MATHEUS F.	1
Datos del alumno	2017-05-27	11:52.4	C1U176	20111003	BASILIO	QUERE	CRISTIAN A.	
a				-				
7		GT-	-	- Date Date	100			
Apellick Paterno	dias.			12	-			
- Addition of the later of the		And Address						
GOMERO	- A 10	-	-		CONTRACTOR OF			
Apellida Materno			- 6019	3	-	A DIAC!		
WINDLEZ		100	-	111				
	the second	and the second				1. 21		
Mondres	1000						1 K	
LUISENANQUE	100		1				1.000	
Codge		-		and the second second		1	-10	
20111059	-	1000			-	-	-	
Datos del Ingreso							-	
Place					-	n	- 4	
049185						1		
and the second se							10	
Further y hore						ALC: NO		
119211						arran		
115911 20176/27						acceso		
						acceso		
20378627	<u> </u>			1111		acceso		
	7 - 1-2		Parke PUCP				+ =	
2017/6/27	FECHA	HORA	PLACA	CODIGOPUCP		AP MATERNO		
2017/6/27	2017-06-26	11:34:56	PLACA F4Y163	C0060PUCP 20111002	MARTINEZ	AP MATERIAO ESPINÓZA	LOURDES M	
2017/6/27	2017-06-26 2017-06-26	11:34:56 11:35:36	PLACA F4Y183 F4Y183	20111002 20111694	MARTINEZ MEDINA	AP.MATERNO ESPINOZA LEANDRD	LOURDES M. BRIAN NICO	7
2017/8/27	2017-06-26	11:34:56	PLACA F4Y163	C0060PUCP 20111002	MARTINEZ	AP MATERIAO ESPINÓZA	LOURDES M	1
2017/6/27	2017-06-26 2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11 34 56 11 35 36 11 16 45 11 20 35 11 25 55	PLACA F4Y163 F4Y163 F4V163 F4V163 F4Y163 LIH277	C000G0PUCP 20111002 20111684 20111000 20111859 20111003	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO	AP MATERNO ESPINOZA LEANDRD CARNONA VASULEZ GUERE	LOURDES M. BRIAN NICO. EDSON JOEL LUIS ENRIQ CRISTIAN A.	4
2017/6/27	2017-08-26 2017-08-26 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27	11 34 56 11 36 38 11 16 45 11 20 35 11 26 55 11 28 31	PLACA F4Y163 F4Y163 F4V163 F4V163 F4Y163 LIH277 AEJ588	C000G0PUCP 20111002 20111684 20111000 20111859 20111859 20111003 20111003	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ	AP MATERNAO ESPINAZA LEANDRD CARNIONA VASOLEZ GLERE ESPINAZA	LOURDES M BRIAN NICO EDISON JOEL LUIS ENRIQ CRISTIAN A LOURDES M	F
2017/6/27	2017-06-26 2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11 34 56 11 36 38 11 16 45 11 20 35 11 26 55 11 38 31 11 43 2	PLACA F4Y183 F4Y183 F4Y183 F4Y183 LUIC277 AEJ588 ATW338	C000G0PUCP 20111002 20111694 20111000 20111859 20111003 20111003 20111002	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ MARTINEZ	APJIATERNIO ESPINOZA LEANDRD CARMONA VKSOUEZ GUERE ESPINOZA ESPINOZA	LOURDES M. BRIAN NICO EDSON JOEL LUIS ENRIQ CRISTIAN A. LOURDES M. LOURDES M.	F
2017/8/27	2017-06-26 2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11 34 56 11 36 38 11 16 45 11 20 35 11 26 55 11 28 31	PLACA F4Y183 F4Y183 F4Y183 F4Y183 LIH277 AEJ581 AFJ038 CHE870	C000G0PUCP 20111002 20111684 20111000 20111859 20111859 20111003 20111003	MARTINEZ MEDINA ZAMABIDA GOMERO BASILIO MARTINEZ BASILIO	AP MATERNO ESPINOZA LENNORD CARMONA VISOUEZ GUERE ESPINOZA ESPINOZA ESPINOZA	LOURDES M. BRIAN NICO EDSON JOEL LUIS ENRICI CRISTIAN A. LOURDES M. CRISTIAN A.	F
2017/8/27	2017-06-26 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:58 11:25:38 11:18:45 11:20:35 11:25:55 11:28:31 11:43:2 11:44:32 11:46:42 11:48:31	PLACA, F4Y163 F4Y163 F4Y163 F4Y163 F4Y163 F4Y163 F4Y163 C15583 ATtv338 C15570 F8L380 AMA266	CDDIGDEUCP 20111002 20111684 20111600 2011859 20111603 20111602 20111002 20111002 20111003 20111004 20111004	MARTINEZ MEDINA ZANABRIA GOMERIO BAGIJIO MARTINEZ BAGIJIO MARTINEZ ZANABRIA	AP-MATERNAD ESPINAZA LEANDRD CARNONA VISOUEZ GUERE ESPINAZA GLERE DE LA CRUZ CARNONA	LOURDES M. BRIAN NICO EDSON JOEL LUIS ENRIC CRISTIAN A. LOURDES M. CRISTIAN A. ELUED, ARM EDSON JOEL	Ł
2017/6/27	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:26:38 11:16:45 11:20:35 11:26:55 11:28:31 11:43:2 11:44:32 11:44:32 11:46:42 11:46:31 11:50:23	PLACA F4Y163 F4Y163 F4Y163 F4Y163 F4Y163 LIH077 AEJ568 ATW338 CIE870 F61360 F61360 ABA266 B07545	CDDIGDEUCP 20111002 20111604 20111000 20111850 20111003 20111003 20111003 20111003 20111004 20111000 20111001	MARTINEZ MEDINA ZAMERGA GOMERO BASILIO MARTINEZ MARTINEZ BASILIO MARTINEZ ZAMABIRIA URBANO	AP MATERNAO ESPINADZA LEANDRO CARNONA VASOLEZ GUERE ESPINADZA ESPINADZA ESPINADZA ESPINADZA CHERE DE LA CRUZ CARMONA FERGHANDEZ	LOURDES M. BRIAN NICO. EDSON JOEL LUIS ENRIQ CRISTIANA. LOURDES M. CRISTIANA. ELLE, ARM. EDSON JOEL MATHEUS F.	Ł
sarreit	2017-06-26 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:58 11:25:38 11:18:45 11:20:35 11:25:55 11:28:31 11:43:2 11:44:32 11:46:42 11:48:31	PLACA, F4Y163 F4Y163 F4Y163 F4Y163 F4Y163 F4Y163 F4Y163 C15583 ATtv338 C15570 F8L380 AMA266	CDDIGDEUCP 20111002 20111684 20111600 2011859 20111603 20111602 20111002 20111002 20111003 20111004 20111004	MARTINEZ MEDINA ZANABRIA GOMERIO BAGIJIO MARTINEZ BAGIJIO MARTINEZ ZANABRIA	AP-MATERNAD ESPINAZA LEANDRD CARNONA VISOUEZ GUERE ESPINAZA GLERE DE LA CRUZ CARNONA	LOURDES M. BRIAN NICO EDSON JOEL LUIS ENRIC CRISTIAN A. LOURDES M. CRISTIAN A. ELUED, ARM EDSON JOEL	4
200007	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:26:38 11:16:45 11:20:35 11:26:55 11:28:31 11:43:2 11:44:32 11:44:32 11:46:42 11:46:31 11:50:23	PLACA F4Y163 F4Y163 F4Y163 F4Y163 F4Y163 LIH077 AEJ568 ATW338 CIE870 F61360 F61360 ABA266 B07545	CDDIGDEUCP 20111002 20111604 20111000 20111850 20111003 20111003 20111003 20111003 20111004 20111000 20111001	MARTINEZ MEDINA ZAMERGA GOMERO BASILIO MARTINEZ MARTINEZ BASILIO MARTINEZ ZAMABIRIA URBANO	AP MATERNAO ESPINADZA LEANDRO CARNONA VASOLEZ GUERE ESPINADZA ESPINADZA ESPINADZA ESPINADZA CHERE DE LA CRUZ CARMONA FERGHANDEZ	LOURDES M. BRIAN NICO. EDSON JOEL LUIS ENRIQ CRISTIANA. LOURDES M. CRISTIANA. ELLE, ARM. EDSON JOEL MATHEUS F.	Ł
30.0007	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:26:38 11:16:45 11:20:35 11:26:55 11:28:31 11:43:2 11:44:32 11:44:32 11:46:42 11:46:31 11:50:23	PLACA F4Y163 F4Y163 F4Y163 F4Y163 F4Y163 LIH077 AEJ568 ATW338 CIE870 F61360 F61360 ABA266 B07545	CDDIGDEUCP 20111002 20111604 20111000 20111850 20111003 20111003 20111003 20111003 20111004 20111000 20111001	MARTINEZ MEDINA ZAMERGA GOMERO BASILIO MARTINEZ MARTINEZ BASILIO MARTINEZ ZAMABIRIA URBANO	AP MATERNAO ESPINADZA LEANDRO CARNONA VASOLEZ GUERE ESPINADZA ESPINADZA ESPINADZA ESPINADZA CHERE DE LA CRUZ CARMONA FERGHANDEZ	LOURDES M. BRIAN NICO. EDSON JOEL LUIS ENRIQ CRISTIANA. LOURDES M. CRISTIANA. ELLE, ARM. EDSON JOEL MATHEUS F.	Ł
2017/027	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:26:38 11:16:45 11:20:35 11:26:55 11:28:31 11:43:2 11:44:32 11:44:32 11:46:42 11:46:31 11:50:23	PLACA F4Y163 F4Y163 F4Y163 F4Y163 F4Y163 LIH077 AEJ568 ATW338 CIE870 F61360 F61360 ABA266 B07545	CDDIGDEUCP 20111002 20111604 20111000 20111850 20111003 20111003 20111003 20111003 20111004 20111000 20111001	MARTINEZ MEDINA ZAMERGA GOMERO BASILIO MARTINEZ MARTINEZ BASILIO MARTINEZ ZAMABIRIA URBANO	AP MATERNAO ESPINADZA LEANDRO CARNONA VASOLEZ GUERE ESPINADZA ESPINADZA ESPINADZA ESPINADZA CHERE DE LA CRUZ CARMONA FERGHANDEZ	LOURDES M. BRIAN NICO. EDSON JOEL LUIS ENRIQ CRISTIANA. LOURDES M. CRISTIANA. ELLE, ARM. EDSON JOEL MATHEUS F.	Ł
astract B Datos del alumno so	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:26:38 11:16:45 11:20:35 11:26:55 11:28:31 11:43:2 11:44:32 11:44:32 11:46:42 11:46:31 11:50:23	PLACA F4Y163 F4Y163 F4Y163 F4Y163 F4Y163 LIH077 AEJ568 ATW338 CIE870 F61360 F61360 ABA266 B07545	CDDIGDEUCP 20111002 20111604 20111000 20111850 20111003 20111003 20111003 20111003 20111004 20111000 20111001	MARTINEZ MEDINA ZAMERGA GOMERO BASILIO MARTINEZ MARTINEZ BASILIO MARTINEZ ZAMABIRIA URBANO	AP MATERNAO ESPINADZA LEANDRO CARNONA VASOLEZ GUERE ESPINADZA ESPINADZA ESPINADZA ESPINADZA CHERE DE LA CRUZ CARMONA FERGHANDEZ	LOURDES M. BRIAN NICO. EDSON JOEL LUIS ENRIQ CRISTIANA. LOURDES M. CRISTIANA. ELLE, ARM. EDSON JOEL MATHEUS F.	4
2017/027	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:26:38 11:16:45 11:20:35 11:26:55 11:28:31 11:43:2 11:44:32 11:44:32 11:46:42 11:46:31 11:50:23	PLACA F4Y163 F4Y163 F4Y163 F4Y163 F4Y163 LIH077 AEJ568 ATW338 CIE870 F61360 F61360 ABA266 B07545	CDDIGDEUCP 20111002 20111604 20111000 20111850 20111003 20111003 20111003 20111003 20111004 20111000 20111001	MARTINEZ MEDINA ZAMERGA GOMERO BASILIO MARTINEZ MARTINEZ BASILIO MARTINEZ ZAMABIRIA URBANO	AP MATERNAO ESPINADZA LEANDRO CARNONA VASOLEZ GUERE ESPINADZA ESPINADZA ESPINADZA ESPINADZA CHERE DE LA CRUZ CARMONA FERGHANDEZ	LOURDES M. BRIAN NICO. EDSON JOEL LUIS ENRIQ CRISTIANA. LOURDES M. CRISTIANA. ELLE, ARM. EDSON JOEL MATHEUS F.	4
astract B Datos del alumno so	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:26:38 11:16:45 11:20:35 11:26:55 11:28:31 11:43:2 11:44:32 11:44:32 11:46:42 11:46:31 11:50:23	PLACA F4Y163 F4Y163 F4Y163 F4Y163 F4Y163 LIH077 AEJ568 ATW338 CIE870 F61360 F61360 ABA266 B07545	CDDIGDEUCP 20111002 20111604 20111000 20111850 20111003 20111003 20111003 20111003 20111004 20111000 20111001	MARTINEZ MEDINA ZAMERGA GOMERO BASILIO MARTINEZ MARTINEZ BASILIO MARTINEZ ZAMABIRIA URBANO	AP MATERNAO ESPINADZA LEANDRO CARNONA VASOLEZ GUERE ESPINADZA ESPINADZA ESPINADZA ESPINADZA CHERE DE LA CRUZ CARMONA FERGHANDEZ	LOURDES M. BRIAN NICO. EDSON JOEL LUIS ENRIQ CRISTIAN A. LOURDES M. CRISTIAN A. ELLE, ARM. EDSON JOEL MATHEUS F.	4
JALTINGT ALTINGT ALTINGT Datos del alumno JALTINGT A	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:26:38 11:16:45 11:20:35 11:26:55 11:28:31 11:43:2 11:44:32 11:44:32 11:46:42 11:46:31 11:50:23	PLACA F4Y163 F4Y163 F4Y163 F4Y163 F4Y163 LIH077 AEJ568 ATW338 CIE870 F61360 F61360 ABA266 B07545	CDDIGDEUCP 20111002 20111604 20111000 20111850 20111003 20111003 20111003 20111003 20111004 20111000 20111001	MARTINEZ MEDINA ZAMERGA GOMERO BASILIO MARTINEZ MARTINEZ BASILIO MARTINEZ ZAMABIRIA URBANO	AP MATERNAO ESPINADZA LEANDRO CARNONA VASOLEZ GUERE ESPINADZA ESPINADZA ESPINADZA ESPINADZA CHERE DE LA CRUZ CARMONA FERGHANDEZ	LOURDES M. BRIAN NICO. EDSON JOEL LUIS ENRIQ CRISTIAN A. LOURDES M. CRISTIAN A. ELLE, ARM. EDSON JOEL MATHEUS F.	4
Jatried Jatried	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:26:38 11:16:45 11:20:35 11:26:55 11:28:31 11:43:2 11:44:32 11:44:32 11:46:42 11:46:31 11:50:23	PLACA F4Y163 F4Y163 F4Y163 F4Y163 F4Y163 LIH077 AEJ568 ATW338 CIE870 F61360 F61360 ABA266 B07545	CDDIGDEUCP 20111002 20111604 20111000 20111850 20111003 20111003 20111003 20111003 20111004 20111000 20111001	MARTINEZ MEDINA ZAMERGA GOMERO BASILIO MARTINEZ MARTINEZ BASILIO MARTINEZ ZAMABIRIA URBANO	AP MATERNAO ESPINADZA LEANDRO CARNONA VASOLEZ GUERE ESPINADZA ESPINADZA ESPINADZA ESPINADZA CHERE DE LA CRUZ CARMONA FERGHANDEZ	LOURDES M. BRIAN NICO. EDSON JOEL LUIS ENRIQ CRISTIAN A. LOURDES M. CRISTIAN A. ELLE, ARM. EDSON JOEL MATHEUS F.	4
2317/627	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:26:38 11:16:45 11:20:35 11:26:55 11:28:31 11:43:2 11:44:32 11:44:32 11:46:42 11:46:31 11:50:23	PLACA F4Y163 F4Y163 F4Y163 F4Y163 F4Y163 LIH077 AEJ568 ATW338 CIE870 F61360 F61360 ABA266 B07545	CDDIGDEUCP 20111002 20111604 20111000 20111850 20111003 20111003 20111003 20111003 20111004 20111000 20111001	MARTINEZ MEDINA ZAMERGA GOMERO BASILIO MARTINEZ MARTINEZ BASILIO MARTINEZ ZAMABIRIA URBANO	AP MATERNAO ESPINADZA LEANDRO CARNONA VASOLEZ GUERE ESPINADZA ESPINADZA ESPINADZA ESPINADZA CHERE DE LA CRUZ CARMONA FERUANDEZ	LOURDES M. BRIAN NICO. EDSON JOEL LUIS ENRIQ CRISTIAN A. LOURDES M. CRISTIAN A. ELLE, ARM. EDSON JOEL MATHEUS F.	Ł
2017/027	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:26:38 11:16:45 11:20:35 11:26:55 11:28:31 11:43:2 11:44:32 11:44:32 11:46:42 11:46:31 11:50:23	PLACA F4Y163 F4Y163 F4Y163 F4Y163 F4Y163 LIH077 AEJ568 ATW338 CIE870 F61360 F61360 ABA266 B07545	CDDIGDEUCP 20111002 20111604 20111000 20111850 20111003 20111003 20111003 20111003 20111004 20111000 20111001	MARTINEZ MEDINA ZAMERGA GOMERO BASILIO MARTINEZ MARTINEZ BASILIO MARTINEZ ZAMABIRIA URBANO	AP MATERNAO ESPINADZA LEANDRO CARNONA VASOLEZ GUERE ESPINADZA ESPINADZA ESPINADZA ESPINADZA CHERE DE LA CRUZ CARMONA FERUANDEZ	LOURDES M. BRIAN NICO. EDSON JOEL LUIS ENRIQ CRISTIAN A. LOURDES M. CRISTIAN A. ELLE, ARM. EDSON JOEL MATHEUS F.	4
2017/0/27 Carrowski Carrowski Carrowski Nedoce Sateliske Materios Carrowski Nedoce Sateliske Materios Carrowski Nedoce	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:26:38 11:16:45 11:20:35 11:26:55 11:28:31 11:43:2 11:44:32 11:44:32 11:46:42 11:46:31 11:50:23	PLACA F4Y163 F4Y163 F4Y163 F4Y163 F4Y163 LIH077 AEJ568 ATW338 CIE870 F61360 F61360 ABA266 B07545	CDDIGDEUCP 20111002 20111604 20111000 20111850 20111003 20111003 20111003 20111003 20111004 20111000 20111001	MARTINEZ MEDINA ZAMERGA GOMERO BASILIO MARTINEZ MARTINEZ BASILIO MARTINEZ ZAMABIRIA URBANO	AP MATERNAO ESPINADZA LEANDRO CARNONA VASOLEZ GUERE ESPINADZA ESPINADZA ESPINADZA ESPINADZA CHERE DE LA CRUZ CARMONA FERUANDEZ	LOURDES M. BRIAN NICO. EDSON JOEL LUIS ENRIQ CRISTIAN A. LOURDES M. CRISTIAN A. ELLE, ARM. EDSON JOEL MATHEUS F.	4
2317/627	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:26:38 11:16:45 11:20:35 11:26:55 11:28:31 11:43:2 11:44:32 11:44:32 11:46:42 11:46:31 11:50:23	PLACA F4Y163 F4Y163 F4Y163 F4Y163 F4Y163 LIH077 AEJ568 ATW338 CIE870 F61360 F61360 ABA266 B07545	CDDIGDEUCP 20111002 20111604 20111000 20111850 20111003 20111003 20111003 20111003 20111004 20111000 20111001	MARTINEZ MEDINA ZAMERGA GOMERO BASILIO MARTINEZ MARTINEZ BASILIO MARTINEZ ZAMABIRIA URBANO	AP MATERNAO ESPINADZA LEANDRO CARNONA VASOLEZ GUERE ESPINADZA ESPINADZA ESPINADZA ESPINADZA CHERE DE LA CRUZ CARMONA FERUANDEZ	LOURDES M. BRIAN NICO. EDSON JOEL LUIS ENRIQ CRISTIAN A. LOURDES M. CRISTIAN A. ELLE, ARM. EDSON JOEL MATHEUS F.	4
2017/0/27 C C C C C C C C C C C C C	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:26:38 11:16:45 11:20:35 11:26:55 11:28:31 11:43:2 11:44:32 11:44:32 11:46:42 11:46:31 11:50:23	PLACA F4Y163 F4Y163 F4Y163 F4Y163 F4Y163 LIH077 AEJ568 ATW338 CIE870 F61360 F61360 ABA266 B07545	CDDIGDEUCP 20111002 20111604 20111000 20111850 20111003 20111003 20111003 20111003 20111004 20111000 20111001	MARTINEZ MEDINA ZAMERGA GOMERO BASILIO MARTINEZ MARTINEZ BASILIO MARTINEZ ZAMABIRIA URBANO	AP MATERNAO ESPINADZA LEANDRO CARNONA VASOLEZ GUERE ESPINADZA ESPINADZA ESPINADZA ESPINADZA CHERE DE LA CRUZ CARMONA FERUANDEZ	LOURDES M. BRIAN NICO. EDSON JOEL LUIS ENRIQ CRISTIAN A. LOURDES M. CRISTIAN A. ELLE, ARM. EDSON JOEL MATHEUS F.	4
2017/027	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:26:38 11:16:45 11:20:35 11:26:55 11:28:31 11:43:2 11:44:32 11:44:32 11:46:42 11:46:31 11:50:23	PLACA F4Y163 F4Y163 F4Y163 F4Y163 F4Y163 LIH077 AEJ568 ATW338 CIE870 F61360 F61360 ABA266 B07545	CDDIGDEUCP 20111002 20111604 20111000 20111850 20111003 20111003 20111003 20111003 20111004 20111000 20111001	MARTINEZ MEDINA ZAMERGA GOMERO BASILIO MARTINEZ MARTINEZ BASILIO MARTINEZ ZAMABIRIA URBANO	AP MATERNAO ESPINADZA LEANDRO CARNONA VASOLEZ GUERE ESPINADZA ESPINADZA ESPINADZA ESPINADZA CHERE DE LA CRUZ CARMONA FERUANDEZ	LOURDES M. BRIAN NICO. EDSON JOEL LUIS ENRIQ CRISTIAN A. LOURDES M. CRISTIAN A. ELLE, ARM. EDSON JOEL MATHEUS F.	Ł
2017/027	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:26:38 11:16:45 11:20:35 11:26:55 11:28:31 11:43:2 11:44:32 11:44:32 11:46:42 11:46:31 11:50:23	PLACA F4Y163 F4Y163 F4Y163 F4Y163 F4Y163 LIH077 AEJ568 ATW338 CIE870 F61360 F61360 ABA266 B07545	CDDIGDEUCP 20111002 20111604 20111000 20111850 20111003 20111003 20111003 20111003 20111004 20111000 20111001	MARTINEZ MEDINA ZAMERGA GOMERO BASILIO MARTINEZ MARTINEZ BASILIO MARTINEZ ZAMABIRIA URBANO	AP MATERNAO ESPINADZA LEANDRO CARNONA VASOLEZ GUERE ESPINADZA ESPINADZA ESPINADZA ESPINADZA CHERE DE LA CRUZ CARMONA FERUANDEZ	LOURDES M. BRIAN NICO. EDSON JOEL LUIS ENRIQ CRISTIAN A. LOURDES M. CRISTIAN A. ELLE, ARM. EDSON JOEL MATHEUS F.	Ł

acceso

12:1:42 2017/6/27

FECHA. HORA PLACA CODISOPUCP AP_MATERNO AP_MATERNO NOMERES 2017-06-26 1134:56 F4/103 20111052 MARTINEZ ESPIN02A LOURDES M. 2017-06-26 1135:26 F4/103 20111054 MARTINEZ ESPIN02A LOURDES M. 2017-06-26 1135:26 F4/103 20111061 MARTINEZ ESPIN02A BCOURDES M. 2017-06-27 1114:65 F4/103 20111061 ZMARENA LEANDRO BRAN NOC. 2017-06-27 1128:36 F4/103 20111082 MARTINEZ ESPIN02A LOURDES M. 2017-06-27 1128:31 AE.N68 20111002 MARTINEZ ESPIN02A LOURDES M. 2017-06-27 1138:31 AE.N68 20111002 MARTINEZ ESPIN02A LOURDES M. 2017-06-27 1143:23 CHEROD 20111002 MARTINEZ ESPIN02A LOURDES M. 2017-06-27 114:22 CHEROD 201111003 MARTINEZ ESPIN02A LOURDES M. 2017-06-27	el de la companya de			Parkie PUCP					
Control Control <t< th=""><th></th><th>FECHA</th><th>HORA</th><th>PLACA</th><th>CODICOPUCP</th><th>AP PATERNO</th><th>AP MATERNO</th><th>NOMBRES.</th><th>1</th></t<>		FECHA	HORA	PLACA	CODICOPUCP	AP PATERNO	AP MATERNO	NOMBRES.	1
2017-06-27 11:16-45 F-M183 20111000 ZAMARRA CAMINONA EDSCIN_JOBLE 2017-06-27 11:32:55 LH-177 20111003 BARLO DUFRE		2017-06-26	11.34:56	F4Y163	20111002	MARTINEZ	ESPINOZA	LOURDES M.	1
Vision Vision<		2017-06-26	11:35:36	F4Y163	20111694	MEDINA	LEANDRO	BRIAN NICO	17
2977-06-27 1133:35 4.LH277 20111003 BMARLOS DURRES EBPH02A LORRDER MA 2917-06-27 1133:35 4.LH277 20111003 BMARLOS DURRES EBPH02A LORRDER MA 2917-06-27 1145:42 CH230 20111004 MARTINEZ EBPH02A LORRDER MA 2917-06-27 1145:42 CH230 20111004 MARTINEZ CH280A CARISTAA 2017-06-27 1145:42 FEL388 20111004 MARTINEZ CH280A CARISTAA EBSKLO DEFEC CORRUA EBS									
2017-06-27 1138:31 44:568 20111002 M47TINE2 ESPN02A. CURDEB M. 2017-06-27 1144:32 CUR7D 20111003 M47TINE2 ESPN02A. CURDEB M. 2017-06-27 1153:4 CUL176 20111003 M47TINE2 CARMANA. EDELA CRU2 CARMANA. EDEL									
2017-06-27 11432 2011002 MARTNEZ ESPRU2A CLOUDES M. 2017-06-27 114542 CREM 20111004 MARTNEZ CLEME									
2017-06-27 1144-32 CER70 20111003 BEALON CLERE CREW AAL 2017-06-27 11743-13 AVA266 20111000 ZAMAREA CANDON BLELE ARM EDENO CARMON BEALON CARMON EDENO EDENO CARMON EDENO CARMON EDENO EDEN									
2017.06-27 11.453.3 2017.06	1								
2017.06-27 2017.06-27 2017.06-27 2017.06-27 2017.06-27 2017.06-27 2017.06-27 2017.06-27 2017.06-27 2017.06-27 114.82 2011.0000 2011.000 2011.000 2011.000 2011.000 2011.000 2011.000 2011.00	and the second								
Datos del alumno 2017.06-27 11 50/23 B015.62 20111003 LHBBMO FERBANDEZ MATHELIS F. D 20 - <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>1</td></t<>									1
Dates del alumno 2017-06-27 11 53.4 C1U176 20111033 BABLO CUERE CRISTANA. C avende Aterno Maende A									1
	Datos del alumno								6
Apericable Partners Lapericable Partners									
Auenko Raterino Manika Markana Auenko Markana Auenko Markana Auenko Markana	,¢	-	-	-		-			
Undaku Barkado Mataria Usaku Barkado Markad			-	4	N. C.	1			
Undaku Barkado Mataria Usaku Barkado Markad	Available Determine	-	1-	and the second second	-	Concerne of the second			
Age:Kide Materia: FEINANCE2 March IS Martiness Fractor Codeging 20121001 Enclose Data Bellingreso Finan Enclose Pilo18 Enclose 20227627 Enclose 2022	Apendo Patento		The local division of		Re Lan	1			
FEINALCE Michaels	UNBANO.	-	10			and the second			
FEINALCE Michaels	a management	- 10	- All and		Alternative State	State of the local division of the local div			
Newborks Mistrikers Rective Code Structure Structure Partial Number Structure Structure Partial Number Structure Struct	Aprilia Materia		0.02	1			T BELLEVILLE		
Millieus Recht Oxigo Dituoti Datos del Ingreso Para Prista Image: Construction of the ima	FERNANDEZ		A CO		-	-	-	1	
Existence Existence Existence Prista April 18 April 18 April 19 A	Norabres			-7			- anti	VC-	
Parke Parke <th< td=""><td></td><td></td><td></td><td></td><td></td><td>1</td><td></td><td>100</td><td></td></th<>						1		100	
Parke Parke <th< td=""><td>MATHIR IS FREDX</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></th<>	MATHIR IS FREDX								
Datos del lingreso Paxa APV518 APV518 Reker NK4 2227 307/827 307/827 Parkie PUCP CODISOPUOP AP PATERNO PECHA HOR PARIO 2011/02 Parkie PUCP - 0		1000					1. 21	A 100 M	
Face Parkie Parkie <th>Códgo</th> <th></th> <th></th> <th></th> <th></th> <th>1</th> <th>0</th> <th>-01 E</th> <th></th>	Códgo					1	0	-01 E	
APV618 APV618 Kexky rivel 222.0 307/607 3007/607 Beckap rivel 2007/607 Beckap rivel 2007/607 Beckap rivel 2007/607 Beckap rivel 2017/628 Beckap rivel 2017/628 Beckap rivel 2017/628 Strift rivel 2017/628 Strift rivel 2011/108 APMATINEZ ESPINICZA Strift rivel 2011/108 Strift rivel	Chdga 20111001		1	1.0		1	Nº.	-7-	
FECHA HORA PLACA CODISOPUCP AP PATERNO AP MATERNO NOMBRES 2017/0217 2017/0217 2017/	Chdga 20111001		-	1.1	2.20	1	n	2	
FECHA HORA PLACA CODISOPUCP AP PATERNO AP MATERNO NOMBRES 2017/0217 2017/0217 2017/	codeo 2011:001 Datos del Ingreso	100		-	2.20	1	n	2	
E2.32 3178-07 Parkie PUCP Parkie PUCP FECHAL HOBA PLACA CODISOPUCP AP ANTERNO NOMBRES 2017-05-26 1134:56 F4/103 20111062 MARTINEZ ESPRIOZA LOURDES M. 2017-05-26 1132:36 F4/103 20111082 MARTINEZ ESPRIOZA LOURDES M. 2017-05-26 1132:36 F4/103 20111082 MARTINEZ ESPRIOZA LOURDES M. 2017-05-27 1135:36 F4/103 20111082 MARTINEZ ESPRIOZA LOURDES M. 2017-05-27 1132:31 FA/103 20111002 MARTINEZ ESPRIOZA CONSTINUAL 2017-05-27 1132:31 HE/27 20111002 MARTINEZ ESPRIOZA LOURDES M. 2017-05-27 1132:31 HE/27 20111002 MARTINEZ ESPRIOZA LOURDES M. 2017-05-27 114:32 CHEROD 20111002 MARTINEZ ESPRIOZA LOURDES M. 2017-05-27 114:32 CHEROD 20111002 MARTINEZ ESPRI	Confige 20111001 Datos del Ingreso Pasa	100			2.00	-	n	3	
E2.32 3178-07 Parkie PUCP Parkie PUCP FECHAL HOBA PLACA CODISOPUCP AP ANTERNO NOMBRES 2017-05-26 1134:56 F4/103 20111062 MARTINEZ ESPRIOZA LOURDES M. 2017-05-26 1132:36 F4/103 20111082 MARTINEZ ESPRIOZA LOURDES M. 2017-05-26 1132:36 F4/103 20111082 MARTINEZ ESPRIOZA LOURDES M. 2017-05-27 1135:36 F4/103 20111082 MARTINEZ ESPRIOZA LOURDES M. 2017-05-27 1132:31 FA/103 20111002 MARTINEZ ESPRIOZA CONSTINUAL 2017-05-27 1132:31 HE/27 20111002 MARTINEZ ESPRIOZA LOURDES M. 2017-05-27 1132:31 HE/27 20111002 MARTINEZ ESPRIOZA LOURDES M. 2017-05-27 114:32 CHEROD 20111002 MARTINEZ ESPRIOZA LOURDES M. 2017-05-27 114:32 CHEROD 20111002 MARTINEZ ESPRI	Confige 20111001 Datos del Ingreso Pasa	100			2.00	-	n	3	
Parkie PUCP Parkie PUCP FECHAI HOBA PLACA CODISOPUOP AP PATERNO MATINEZ 2017/07/06-26 1134:50 F4/103 2011/1052 MATINEZ ESPN02A LOURDES M. 2017/07/06-26 1136:50 F4/103 2011/1052 MATINEZ ESPN02A LOURDES M. 2017/07/2012 1136:50 F4/103 2011/1052 MATINEZ ESPN02A LOURDES M. 2017/07/27 1136:55 F4/103 2011/1063 MARTINEZ ESPN02A LOURDES M. 2017/07/27 1136:55 F4/103 2011/1063 MARTINEZ ESPN02A LOURDES M. 2017/07/27 1136:55 F4/103 2011/1063 MARTINEZ ESPN02A LOURDES M. 2017/07/27 1135:55 F4/103 2011/1062 MARTINEZ ESPN02A LOURDES M. 2017/07/27 1135:55 F4/27 2011/1078 MARTINEZ ESPN02A LOURDES M. 2017/07/27 1143:24 CHER/07 2011/1078 MARTINEZ ESPN02A LOURDES M.	codigo 2015007 Datos del Ingreso Pinan APV518	100			-	-	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	2	
Parkle PUCP Parkle PUCP FECHA HOSA PLACA CODIGOPUCP AP PATERNO AP MATERNO NONDERES 2017-05-27 1134:56 FAV103 2011108 MARTINEZ ESPINOCA BRIAN MCO 2017-05-27 1135:36 FAV103 2011108 MARTINEZ ESPINOCA BRIAN MCO 2017-05-27 1135:36 FAV103 20111080 MARTINEZ ESPINOCA DUROEDS M. 2017-05-27 1135:36 FAV103 20111080 MARTINEZ ESPINOCA DUROEDS M. 2017-05-27 1135:36 FAV103 20111080 MARTINEZ ESPINOCA LOIROES M. 2017-05-27 1135:36 LHI277 20111002 MARTINEZ ESPINOCA LOIROES M. 2017-05-27 1143:24 CIERTO 20111002 MARTINEZ ESPINOCA LOIROES M. 2017-05-27 1143:24 CIERTO 20111003 MARTINEZ ESPINOCA LOIROES M. 2017-05-27 1143:24 CIERTO 201111003 MARTINEZ ESPINOC	Codgo 20151001 Datos del Ingreso Pinca APUS 18. Techa y bora	1000			-	-	222	22	
FECHAI HOBA PLACA CODISOPUOP AP ANTERNO XP MATERNO NONBRES 2017-06-26 1134-50 F4/103 20111082 MARTINEZ ESPINICZA LOURDES M. 2017-06-26 1134-50 F4/103 20111082 MARTINEZ ESPINICZA LOURDES M. 2017-06-26 1136-56 F4/103 20111082 MARTINEZ ESPINICZA LOURDES M. 2017-06-27 11185 F4/103 20111080 MARTINEZ ESPINICZA LOURDES M. 2017-06-27 1135-55 LHI27 20111080 MARTINEZ ESPINICA LOURDES M. 2017-06-27 1135-55 LHI27 20111082 MARTINEZ ESPINICA LOURDES M. 2017-06-27 1135-55 LHI27 20111082 MARTINEZ ESPINICA LOURDES M. 2017-06-27 11432 ATWIS68 20111002 MARTINEZ ESPINICA LOURDES M. 2017-06-27 1143-22 CHE700 20111003 MARTINEZ ESPINICA LOURDES M. 2017-06-27	Codgo 20151001 Datos del Ingreso Pinca APUS 18. Techa y bora	100				-	222	27	
FECHA. HORA PLACA CODISOPUCP AP_MATERNO AP_MATERNO NOMERES 2017-06-26 1134:56 F4/103 20111052 MARTINEZ ESPIN02A LOURDES M. 2017-06-26 1135:26 F4/103 20111054 MARTINEZ ESPIN02A LOURDES M. 2017-06-26 1135:26 F4/103 20111061 MARTINEZ ESPIN02A BCOURDES M. 2017-06-27 1114:65 F4/103 20111061 ZMARENA LEANDRO BRAN NOC. 2017-06-27 1128:36 F4/103 20111082 MARTINEZ ESPIN02A LOURDES M. 2017-06-27 1128:31 AE.N68 20111002 MARTINEZ ESPIN02A LOURDES M. 2017-06-27 1138:31 AE.N68 20111002 MARTINEZ ESPIN02A LOURDES M. 2017-06-27 1143:23 CHEROD 20111002 MARTINEZ ESPIN02A LOURDES M. 2017-06-27 114:22 CHEROD 201111003 MARTINEZ ESPIN02A LOURDES M. 2017-06-27	Civilgo 20111001 Datos del Ingreso Placa APV512 Techay hora 12737	1000				2	ACCEAR A	2	
FECHA. HORA PLACA CODISOPUCP AP_MATERNO AP_MATERNO NOMERES 2017-06-26 1134:56 F4/103 20111052 MARTINEZ ESPIN02A LOURDES M. 2017-06-26 1135:26 F4/103 20111054 MARTINEZ ESPIN02A LOURDES M. 2017-06-26 1135:26 F4/103 20111061 MARTINEZ ESPIN02A BCOURDES M. 2017-06-27 1114:65 F4/103 20111061 ZMARENA LEANDRO BRAN NOC. 2017-06-27 1128:36 F4/103 20111082 MARTINEZ ESPIN02A LOURDES M. 2017-06-27 1128:31 AE.N68 20111002 MARTINEZ ESPIN02A LOURDES M. 2017-06-27 1138:31 AE.N68 20111002 MARTINEZ ESPIN02A LOURDES M. 2017-06-27 1143:23 CHEROD 20111002 MARTINEZ ESPIN02A LOURDES M. 2017-06-27 114:22 CHEROD 201111003 MARTINEZ ESPIN02A LOURDES M. 2017-06-27	Civilgo 20111001 Datos del Ingreso Placa APV512 Techay hora 12737	100				1	ACCESE	27	
FECHA. HORA PLACA CODISOPUCP AP_MATERNO AP_MATERNO NOMERES 2017-06-26 1134:56 F4/103 20111052 MARTINEZ ESPIN02A LOURDES M. 2017-06-26 1135:26 F4/103 20111054 MARTINEZ ESPIN02A LOURDES M. 2017-06-26 1135:26 F4/103 20111061 MARTINEZ ESPIN02A BCOURDES M. 2017-06-27 1114:65 F4/103 20111061 ZMARENA LEANDRO BRAN NOC. 2017-06-27 1128:36 F4/103 20111082 MARTINEZ ESPIN02A LOURDES M. 2017-06-27 1128:31 AE.N68 20111002 MARTINEZ ESPIN02A LOURDES M. 2017-06-27 1138:31 AE.N68 20111002 MARTINEZ ESPIN02A LOURDES M. 2017-06-27 1143:23 CHEROD 20111002 MARTINEZ ESPIN02A LOURDES M. 2017-06-27 114:22 CHEROD 201111003 MARTINEZ ESPIN02A LOURDES M. 2017-06-27	Civilgo 20111001 Datos del Ingreso Placa APV512 Techay hora 12737					1	REERE	2	
2017-06-26 11:34:56 F4/163 20111082 MARTINEZ ESPINOZA LOURDES N. 2017-06-26 11:35:36 F4/163 20111084 MARTINEZ ESPINOZA LOURDES N. 2017-06-26 11:35:36 F4/163 20111082 MARTINEZ ESPINOZA LOURDES N. 2017-06-27 11:36:36 F4/163 20111080 MARTINEZ EDS01.02EL 2017-06-27 11:36:36 LH4/177 20111080 MARTINEZ EDS01.02EL 2017-06-27 11:36:36 LH4/177 20111003 BASLO GUES NL 2017-06-27 11:38:31 AE/586 20111003 MARTINEZ ESPINOZA LOURDES M. 2017-06-27 11:38:31 AE/586 20111002 MARTINEZ ESPINOZA LOURDES M. 2017-06-27 11:42 CHEROD 20111003 BASLO GUERDES M. LOURDES M. 2017-06-27 11:422 CHEROD 20111003 BASLO GUERDES M. LOURDES M.	Civilgo 20111/001 Datos del Ingreso Pinan APV510 Techa y hora 122127					1	acceso	2	
2017-05-20 11:35:36 F4/103 20111081 MEDINA LEANDRO BRAVA NOC. 2017-05-27 11:845 F4/103 20111080 ZAMARRA CARDON BRAVA NOC. 2017-05-27 11:25:35 F4/103 20111859 GOMERO VASQUEZ LUIS ENRIQ. 2017-05-27 11:25:31 AE:X686 20111002 MARTINEZ ESTINICA LOURDES M. 2017-05-27 11:43:24 CHERO 20111002 MARTINEZ ESTINICA LOURDES M. 2017-05-27 11:43:24 CHERO 20111003 BASUO GUERE CRISTINIA A.	Civilgo 2011/001 Dataso del Ingreso Pinas Recharchera 12:0:27 2017/6:27			Parkie PUCP			80000		
2017-06-27 11:16:45 FAV103 20111080 ZAMARRA C-RMIDNA EDSON JOEL 2017-06-27 11:29:35 FAV103 201110810 SOMERO VASQUEZ LUIS ENRIQ. 2017-06-27 11:39:35 LHI277 2011/1003 BASLIO GUERO VASQUEZ LUIS ENRIQ. 2017-06-27 11:39:31 AEJ86 2011/1003 BASLIO GUERO LUIS ENRIQ. 2017-06-27 11:39:31 AEJ86 2011/1003 BASLIO GUERO LOIRDES M. 2017-06-27 11:43:2 ATW338 2011/1003 BASLIO GUERO LOIRDES M. 2017-06-27 11:43:2 CEB7D 2011/1003 BASLIO GUERE CRISTIM A.	Civilgo 2011/001 Dataso del Ingreso Placa #27/0518 #echa y Nora #23/27 2017/6/27	the second se		PLACA	CODIGOPUCP		AP MATERNO		
2017-05-27 1129-30 FAV103 20111898 GOMERIO VASQUEZ LUSEPURIO. 2017-05-27 1129-55 LIHZ7 20111003 BASLIO SUEPE CRISTMA A 2017-05-27 11.43231 AE/588 20111002 IMARTINEZ ESPINICZA LOURDES M. 2017-05-27 11.432 CIERTO 20111003 BASLIO GUERE CRISTMA A	Civilgo 2011/001 Dataso del Ingreso Placa #27/0518 #echa y Nora #23/27 2017/6/27	2017-06-25	11:34:55	PLACA F4Y183	CODIGOPUCP 20111002	MARTINEZ.	AP MATERNO ESPINOZA	LOURDESN	
2017-05-27 11 35:55 LH277 20111003 BASILO GUERE CRISTIAN A. 2017-05-27 11:33:51 AEX86 20111002 MARTINEZ ESPINOZA LOUKDES M. 2017-05-27 11:43:2 CHERD 20111002 MARTINEZ ESPINOZA LOUKDES M. 2017-05-27 11:43:2 CHERD 20111003 BASILO GUERE CRISTIAN A.	Civilgo 2011/001 Dataso del Ingreso Placa #27/0518 #echa y Nora #23/27 2017/6/27	2017-06-25 2017-05-26	11 34.56 11 35:36	PLACA F4Y163 F4Y163	CODISOPUCP 20111002 20111694	MARTINEZ MEDINA	AP MATERNO ESPINOZA LEANDRO	LOURDES N. BRIAN NICO	
2017-05-27 11:33:31 AEJ589 20111032 MARTINEZ ESPN02A LOURDES M. 2017-05-27 11:43:2 CER70 2011103 BASILO GUERE CRISTIA A.	Civilgo 2011/001 Dataso del Ingreso Placa #27/0518 #echa y Nora #23/27 2017/6/27	2017-06-25 2017-05-25 2017-05-27	11:34:56 11:35:36 11:10:45	PLACA F4Y163 F4Y163 F4Y163	CODISOPUCP 20111082 20111094 20111080	MARTINEZ MEDINA ZANABRIA	AP.MATERNO ESPINORO LEANDRO CARNONA	LOURDES N. BRIAN NICO EDSON JOEL	
2017-05-27 11:43:2 ATW338 20111062 MARTINEZ ESPINOZA LOURDES M. 2017-05-27 11:44:32 CE670 20111063 BASLIO OUERE CRISTIAN A.	Civilgo 2011/001 Dataso del Ingreso Placa #27/0518 #echa y Nora #23/27 2017/6/27	2017-05-25 2017-05-25 2017-05-27 2017-05-27 2017-05-27	11 34 55 11 35 36 11 16 45 11 29 35	PLACA F4Y163 F4Y163 F4Y163 F4Y163 F4Y163	CODISOPUCP 20111092 20111094 20111094 20111090 20111859	MARTINEZ MEDINA ZANABRIA GOMERO	AP MATERNO ESPINOZA LEANDRO CARNONA VASQUEZ	LOURDES N BRIAN NICO EDSON JOEL LUIS ENRIQ	
2017-05-27 11:44:32 CEB70 20111003 BASILIO GUERE CRISTIAN A.	Civilgo 2011/001 Dataso del Ingreso Placa #27/0518 #echa y Nora #23/27 2017/6/27	2017-06-26 2017-05-26 2017-05-27 2017-05-27 2017-05-27 2017-05-27	11:34:56 11:30:36 11:10:45 11:20:35 11:35:55	PLACA F4Y103 F4Y103 F4Y103 F4Y103 LH277	CODIGOPUCP 20111092 20111094 20111090 20111859 20111003	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO	AP MATERNO ESPINOZA LEANDRO CARNONA WSQUEZ GUERE	LOURDES N BRIAN NICO EDSON JOEL LUIS ENRIQ CRISTIAN A	
	Civilgo 2011/001 Datos del Ingreso Pinca Recharchera Lecharchera Lecharchera Lecharchera Lecharchera	2017-06-25 2017-05-25 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27	11:34:56 11:35:36 11:10:45 11:20:35 11:20:35 11:35:55 11:38:31	PLACA F4Y103 F4Y103 F4Y103 F4Y103 LIH277 AEJ588	COENGOPUCP 20111002 20111094 20111090 20111859 20111003 20111003	MARTINEZ MEDINA ZAMABRIA GOMERO BASILIO MARTINEZ	AP MATERINO ESPINOZA LEANDRO CARINONA WSQUEZ GUERE ESPINOZA	LOURDES M BRIAN NICO EDSON JOEL LUIS ENRIQ CRISTIAN A LOURDES M	
2017-05-27 11-85-47 F81-380 20141004 MARTINE? PETA 2017 ETTEL 4214	Civilgo 2011/001 Datos del Ingreso Pinca Recharchera Lecharchera Lecharchera Lecharchera Lecharchera	2017-06-25 2017-05-25 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27	11:34:56 11:35:36 11:10:45 11:20:35 11:20:35 11:35:56 11:38:31 11:43:2	PLACA F4Y163 F4Y163 F4Y163 F4Y163 LIH277 AEJ588 ATW338	COENGOPUCP 20111002 20111094 20111094 20111090 20111859 20111003 20111003 20111002	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ MARTINEZ	AP.MATERNO ESPINOZA LEANDRO CARNONA VASQUEZ GUERE ESPINOZA ESPINOZA	LOURDES M BRIAN NICO EDSON JOEL LUIS ENRIQ CRISTIAN A LOURDES M LOURDES M	
	Civilgo 2011/001 Datos del Ingreso Pinca Recharchera Lecharchera Lecharchera Lecharchera Lecharchera	2017-06-25 2017-05-25 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27	11 34.56 11 35 36 11 10 45 11 20 35 11 20 35 11 25 55 11 28 31 11 43 2 11 44 32	PLACA F4Y103 F4Y103 F4Y103 F4Y103 LIH277 AEJ588 ATW338 CIE870	CODIGOPUCP 20111082 20111084 20111084 20111858 20111002 20111002 20111002 20111083	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ MARTINEZ BASILIO	AP MATERNO EBPINOZA LEANDRO CARNONA VISOUEZ GUERE ESPINOZA GUERE	LOURDES N BRIAN NICO EDSON JOEL LUIS ENRIQ CRISTIAN A LOURDES N LOURDES N CRISTIAN A	
	Civilgo 20111001 Datos del Ingreso Placa APV512 Techay hora 12737	2017-06-25 2017-06-25 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11 34.56 11 30.36 11 10.45 11 20.35 11 20.35 11 20.35 11 20.35 11 20.31 11 43.2 11 44.32 11 45.42	PLACA F4Y163 F4Y163 F4Y163 F4Y163 LIH277 AEJ588 ATW338 CIE870 F8L380	CODEGPUCP 20111082 20111084 20111080 20111858 20111063 20111062 20111062 20111063 20111063	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ MARTINEZ BASILIO MARTINEZ	AP MATERNO ESPINOZA LEANDRO CARNONA VISOUEZ GUERE ESPINOZA ESPINOZA GUERE DE LA CRUZ	LOURDES M. BRIAN NICO. EDSON JOEL LUIS ENRIQ CRISTIAN A. LOURDES M. CRISTIAN A. ELUEL ARM.	
	Civilgo 2011/001 Datos del Ingreso Pinca Recharchera Lecharchera Lecharchera Lecharchera Lecharchera	2017-06-25 2017-06-25 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11 34.56 11 36:36 11 10:45 11 20:36 11 20:36 11 20:56 11 20:56 11 20:56 11 20:57 11 43:2 11 44:32 11 44:32 11 49:31	PLACA F4Y103 F4Y103 F4Y103 F4Y103 F4Y103 LIH277 A5J588 ATW338 CIE870 F81389 AMA205	COENSOPUCP 20111080 20111080 20111080 20111080 20111080 20111082 20111083 20111083 20111084 20111084 20111084	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO IMARTINEZ ZANABRIA	AP MATERNO EBPINOZA LEANDRO CARNONA WSQUEZ ESPINOZA GUERE ESPINOZA GUERE ESPINOZA GUERE CARNONA	LOURDES M. BRIAN MICO EDSON JOEL LUIS ENRIQ CRISTIAN A. LOURDES M. CRISTIAN A. ELUEL ARM. EDSON JOEL	
2017-05-27 11:52:4 C1U176 20111003 BASELO DUERE CRISTIANA	Cidigo 2011/001 Paras Refue to del Ingreso Paras Refue to del Ingreso Paras Refue to del Ingreso Refue to del Ingr	2017-06-25 2017-06-25 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11 34.56 11 35.36 11 10.45 11 20.35 11 20.35 11 35.56 11 38.31 11 43.2 11 44.32 11 44.32 11 48.42 11 48.01 11 50.23	PLACA F4Y103 F4Y103 F4Y103 LH277 AEJ508 ATW338 CIE670 F8L389 AMA208 B01645	CODISOPUCP 20111082 2011184 2011184 20111858 20111053 20111053 20111053 20111053 20111053 20111053 20111054	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ MARTINEZ BASILIO MARTINEZ ZANABRIA UNBANO	AP MATERNO ESPINICZA LEANDRO CARNONIA VASQUEZ GUERE ESPINICZA ESPINICZA ESPINICZA ESPINICZA CARNONIA FERNIANDEZ	LOURDES M. BRIAN NICO EDSON JOEL LUIS ENRIQ CRISTIAN A. LOURDES M. CRISTIAN A. ELLIEL ARM. EDSON JOEL MATHEUS F.	
2017-01-27 11:53:4 C10176 20111003 BASILIO FLIERE CRISTIANA	Civilgo 2011/001 Dataso del Ingreso Placa #27/0518 #echa y Nora #23/27 2017/6/27	2017-06-25 2017-06-25 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11 34.56 11 36:36 11 10:45 11 20:36 11 20:36 11 20:56 11 20:56 11 20:56 11 20:57 11 43:2 11 44:32 11 44:32 11 49:31	PLACA F4Y103 F4Y103 F4Y103 F4Y103 F4Y103 LIH277 A5J588 ATW338 CIE870 F81389 AMA205	COENSOPUCP 20111080 20111080 20111080 20111080 20111080 20111082 20111083 20111083 20111084 20111084 20111084	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO IMARTINEZ ZANABRIA	AP MATERNO EBPINOZA LEANDRO CARNONA WSQUEZ ESPINOZA GUERE ESPINOZA GUERE CARNOVA	LOURDES M. BRIAN MICO EDSON JOEL LUIS ENRIQ CRISTIAN A. LOURDES M. CRISTIAN A. ELUEL ARM. EDSON JOEL	

Tesis publicada con autorización del autor No olvide citar esta tesis

codijo 2011:007 Datos del Ingreso

2017/8/27

			Parkie PUCP				+ 0	×
tos del alumno	FECH4. 2017-09-20 2017-09-23 2017-09-27 2017-09-27 2017-09-27 2017-09-27 2017-09-27 2017-09-27 2017-09-27 2017-09-27 2017-09-27 2017-09-27	HORA 11:34:56 11:33:35 11:10:45 11:20:35 11:33:31 11:43:2 11:44:32 11:44:32 11:44:31 11:50:23 11:53:4	PLACA F4Y163 F4Y163 F4Y163 F4Y163 LH-277 AE,068 ATW338 CIEB70, F3L381 AWA266 B0Y545 C1U176	CODISOPUCP 20111002 20111004 20111000 20111058 20111002 20111002 20111002 20111002 20111000 20111000 20111001	AP PATERNO MARTINEZ MEDIVA ZMJARIA GOMERO BASIJO MARTINEZ BASIJO MARTINEZ ZAJABRIA URBANO BASIJIO	AP MATERNO ESPINOZA LEANDRO CARNONA VASQUEZ GUERE ESPINOZA GUERE DE LA CRUZ GUERE DE LA CRUZ GUERE GUERE	NOMERES LOURDES M BRANNICO EDSONJOEL LUIS ENRIC CRISTIANA. LOURDES M CRISTIANA ELLELARM EDSONJOEL MATHEUS F. CRISTIANA.	
0 7	2				-			
Apellido Paturno GDMERO Apellido Materno	-			THE A		VENEA		
ksquez Inden		-	1					
52N81QUE \$90 111859			-	-			26	
Datos del Ingreso	at the	51.	1	-		n	7	
AUL072						TO MUST	n.	
26.48						acceso		
2017/8/27								
2022/6/27			-					
M17807	7.10		Parkie PUCP	UN J	·		2.11	ж
attywas	FECH4 2017-06-29 2017-06-29 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	HOHA 11 34:58 11 15:45 11 15:45 11 32:55 11 32:55 11 32:55 11 32:55 11 32:55 11 32:55 11 32:55 11 32:55 11 32:55 11 42:2 11 42:2 11 42:3 11 52:3 11 52:3	_	CODREGREUCE 20111020 20111694 20111694 20111699 20111002 20111002 20111002 20111000 20111000 20111000	AP PATERINO MARTINEZ MARTINEZ GOMERO BUSILIÓ MARTINEZ MARTINEZ BASILIÓ MARTINEZ ZANARRA URBANO BASILIÓ	AP MATERNIO ESPINIOZA LEANDRO CARISIONA VASOLIEZ CUERE ESPINIOZA ESPINIOZA ESPINIOZA ESPINIOZA ESPINIOZA ESPINIOZA ESPINIOZA ESPINIOZA CUERE DE LA CRUZ CARISIONA FERNIANDEZ GUERE		** 1 Ja
s del alumno	2017-08-26 2017-08-26 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27	11 34:56 11 35:36 11 16:45 11 20:35 11 35:55 11 38:31 11 43:2 11 43:2 11 44:42 11 44:31 11 50:23	Parkie PUCP PLACA F4Y163 F4Y163 F4Y163 F4Y163 F4Y163 LING77 AE1588 ATW338 CIER70 F8L380 AMA208 B07545	20111002 20111694 20111000 20111000 20111002 20111002 20111002 20111003 20111004 20111004 20111000	MARTINEZ MEDINA ZANAERNA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ ZANAERNA URBANO	ESPINOZA LEANDRO CARINONA VASOUEZ GUERE ESPINOZA ESPINOZA GUERE DE LA CRUZ CARINONA FERNANDEZ	NOMBRES LOURDES M BRIANINCO EDSONJOEL LUIS ENIRO CRISTIANIA LOURDES M LOURDES M CRISTIANIA EUSENJOEL RASHEUS F	1.
edito Pateno	2017-08-26 2017-08-26 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27	113458 113536 111645 112635 112555 113555 113431 114432 114432 114432 114432 114523 11534	Parkie PUCP PLACA F4Y163 F4Y163 F4Y163 F4Y163 F4Y163 LH277 AE1588 ATW338 CE870 F8L300 A046208 B0/1545 C1U176	20111002 20111694 20111000 20111000 20111002 20111002 20111002 20111003 20111004 20111004 20111000	MARTINEZ MEDINA ZANAERNA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ ZANAERNA URBANO	ESPINOZA LEANDRO CARINONA VASOUEZ GUERE ESPINOZA ESPINOZA GUERE DE LA CRUZ CARINONA FERNANDEZ	NOMBRES LOURDES M BRIANINCO EDSONJOEL LUIS ENIRO CRISTIANIA LOURDES M LOURDES M CRISTIANIA EUSENJOEL RASHEUS F	1.
s del alumno p pestido Paterno tasta do uestido Materno	2017-08-26 2017-08-26 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27	11 34:56 11 35:36 11 16:45 11 20:35 11 35:55 11 38:31 11 43:2 11 43:2 11 44:42 11 44:31 11 50:23	Parkie PUCP PLACA F4Y163 F4Y163 F4Y163 F4Y163 F4Y163 LH277 AE1588 ATW338 CE870 F8L300 A046208 B0/1545 C1U176	20111002 20111694 20111000 20111000 20111002 20111002 20111002 20111003 20111004 20111004 20111000	MARTINEZ MEDINA ZANAERNA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ ZANAERNA URBANO	ESPINOZA LEANDRO CARINONA VASOUEZ GUERE ESPINOZA ESPINOZA GUERE DE LA CRUZ CARINONA FERNANDEZ	NOMBRES LOURDES M BRIANINCO EDSONJOEL LUIS ENIRO CRISTIANIA LOURDES M LOURDES M CRISTIANIA EUSENJOEL RASHEUS F	1.
ar del alumno se del alumno se del alumno se contra	2017-08-26 2017-08-26 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27	113458 113536 111645 112635 112555 113555 113431 114432 114432 114432 114432 114523 11534	Parkie PUCP PLACA F4Y163 F4Y163 F4Y163 F4Y163 F4Y163 LH277 AE1588 ATW338 CE870 F8L300 A046208 B0/1545 C1U176	20111002 20111694 20111000 20111000 20111002 20111002 20111002 20111003 20111004 20111004 20111000	MARTINEZ MEDINA ZANAERNA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ ZANAERNA URBANO	ESPINOZA LEANDRO CARINONA VASOUEZ GUERE ESPINOZA ESPINOZA GUERE DE LA CRUZ CARINONA FERNANDEZ	NOMBRES LOURDES M BRIANINCO EDSONJOEL LUIS ENIRO CRISTIANIA LOURDES M LOURDES M CRISTIANIA EUSENJOEL RASHEUS F	1.
a se del alumno a y se del alumno a y se se del alumno a y se se del alumno a s s s s s s s s s s s s s	2017-08-26 2017-08-26 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27	113458 113536 111645 112635 112555 113555 113431 114432 114432 114432 114432 114523 11534	Parkie PUCP PLACA F4Y163 F4Y163 F4Y163 F4Y163 F4Y163 LH277 AE1588 ATW338 CE870 F8L300 A046208 B0/1545 C1U176	20111002 20111694 20111000 20111000 20111002 20111002 20111002 20111003 20111004 20111004 20111000	MARTINEZ MEDINA ZANAERNA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ ZANAERNA URBANO	ESPINOZA LEANDRO CARINONA VASOUEZ GUERE ESPINOZA ESPINOZA GUERE DE LA CRUZ CARINONA FERNANDEZ	NOMBRES LOURDES M BRIANINCO EDSONJOEL LUIS ENIRO CRISTIANIA LOURDES M LOURDES M CRISTIANIA EUSENJOEL RASHEUS F	1.
SALTABOT	2017-08-26 2017-08-26 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27	113458 113536 111645 112635 112555 113555 113431 114432 114432 114432 114432 114523 11534	Parkie PUCP PLACA F4Y163 F4Y163 F4Y163 F4Y163 F4Y163 LH277 AE1588 ATW338 CE870 F8L300 A046208 B0/1545 C1U176	20111002 20111694 20111000 20111000 20111002 20111002 20111002 20111003 20111004 20111004 20111000	MARTINEZ MEDINA ZANAERNA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ ZANAERNA URBANO	ESPINOZA LEANDRO CARINONA VASOUEZ GUERE ESPINOZA ESPINOZA GUERE DE LA CRUZ CARINONA FERNANDEZ	NOMBRES LOURDES M BRIANINCO EDSONJOEL LUIS ENIRO CRISTIANIA LOURDES M LOURDES M CRISTIANIA EUSENJOEL RASHEUS F	1.
ar del alumno as del alumno sa del alumno sa Aueltich Materia sastato Mattich Materia cueste	2017-08-26 2017-08-26 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27	113458 113536 111645 112635 112555 113555 113431 114432 114432 114432 114432 114523 11534	Parkie PUCP PLACA F4Y163 F4Y163 F4Y163 F4Y163 F4Y163 LH277 AE1588 ATW338 CE870 F8L300 A046208 B0/1545 C1U176	20111002 20111694 20111000 20111000 20111002 20111002 20111002 20111003 20111004 20111004 20111000	MARTINEZ MEDINA ZANAERNA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ ZANAERNA URBANO	ESPINOZA LEANDRO CARINONA VASOUEZ GUERE ESPINOZA ESPINOZA GUERE DE LA CRUZ CARINONA FERNANDEZ	NOMBRES LOURDES M BRIANINCO EDSONJOEL LUIS ENIRO CRISTIANIA LOURDES M LOURDES M CRISTIANIA EUSENJOEL RASHEUS F	1.

			Parke PUCP				+ 0	-
A CONTRACTOR OF THE	FECHA	HORA	PLACA	CODIGOPUCP	AP.PATERNO	APINATERNO	NONBRES	
	2017-06-26	11:34:56	F4Y163	20111002	WARTINEZ	ESPINOZA.	LOURDES M	
	2017-06-26	11:35:38	F4Y163	20111604	MEDINA	LEANDRO	BRIAN NICO	1
phage 1 and 1	2017-06-27 2017-06-27	11:18:45	F4V163 F4V163	20111000 20111859	ZANABRIA GOMERO	CARMONIA. VASQUEZ	EDSON JOEL LUIS ENRIQ	
100 000	2017-06-27	11:35:55	L8H277	20111003	BASILIO	GUERE	CRISTIANA.	
1 10	2017-06-27	1138.31	AEJ588	20111002	MARTINEZ	ESPINOZA	LOURDES M	- 14
	2017-06-27 2017-06-27	11:43.2	ATW338 CIE87Q	20111002 20111003	MARTINEZ BASILIO	ESPINOZA. GUERE	CRISTIANA.	1
	2017-06-27	11:46:42	F8L380	20111003	MARTINEZ	DE LA CRUZ	ELLIEL ARM	
	2017-06-27	11:48:31	AMA266	20111000	ZANABRIA	CARMONA	EDSON JOEL	
	2017-06-27 2017-06-27	11:50:23	B0Y545 C1U176	20111001 20111003	URBANO BASILIO	FERNANDEZ GUERE	MATHEUS F	5
ntos del alumno	1017-00-27	11224	CIDITO	20111005	DAULTO	GREISE	CRIDINIA.	
10 ·			-		-			
Apellido Paterno	-	1 Desc	and the second		100			
				Contract of the	A Links			
8451.00			1011-00		Br			
Apertiale Adutorno	1				a CI	V LINES	(Q	
GUERE		-		and the second sec		-	1	
	-		1	-	-	1. 1	No.	
Notifies		1000		-	3			
CRISTIAN ANGELO	1000		100	- I I I		a l	1 m	
Colligo 2011/007	Sec. No. 1							
	- Care Pr	10				All		
Datos del Ingreso	A	100		1 - 1 - 1		-	al	
Place	1000	1000		and the second	No. of Concession, Name	- non	y	
4ST529						~		
fecta y bara						Pares 101	10	
12:10:5						UL MARS		
						acceso		
2017/6/27								
	FECHA	HORA	Parkie PUCP PLACA	control co	AP PATERNO	AP MATERNO	NONBRES	
	2017-06-26	11:34:55	F4Y103	20111002	MARTINEZ.	ESPINOZA	LOURDESN	-
	2017-05-26	11:35:36	F4Y163	20111694	MEDINA	LEANDRO.	BRIAN NICO	n
1000	2017-05-27	11:10:45	F4V163	20111000	ZANABRIA	CARMONA	EDSON JOEL	
100 C 100 C	2017-05-27 2017-05-27	11:20:35	F4Y163 LIH277	20111858	GOMERO	VASQUEZ.	CRISTIAN A	
	2017-05-27	11,38,31	AEJ589	20111003	MARTINEZ	ESPINOZA	LOURDESM	
	2017-05-27	11 43:2	ATW338	20111062	MARTINEZ	ESPINOZA	LOURDES M.	. 10
AND	2017-05-27	11:44:32	CIE870	20111083	BASILIO	GUERE	CRISTIAN A	1
444. 80. 10	2017-05-27 2017-05-27	11:45:42	FBL380 AMA205	20111004 20111000	ZANAERIA	DE LA GRUZ CARMONA	EDSON JOEL	
	2017-05-27	11:50:23	B01545	20111001	URBANO	FERNANDEZ	MATHEUSF_	1
atos del alumno	2917-05-27	11:53:4	C1U175	20111003	BASILIO	GUERE	CRISTIAN A	×
0	_				_			
	1	- Y		- 10	a second			
Aprilido Paterno		- Cit	1	A LOW	LEVEL 1			
Contraction Sector	1000	ALC: NOT			Contraction of the			
AGARTINEZ	A	-	THE R.	1011	• / •			
Apeilido Materno	-		in the second se		10	THEFT		
ESPINOZA	9	and the second second			-		No.	
	-	1	-		1	1 1	1 1	
dente la construcción de la constru		1		The	3		1	
Northeas	-				-	ha li		
LOURDES MEAGROS					- Carlos			
LOURDES MEAGROS Codigo					- 6-8	200		
LOURDES MEAGROS Cadigo JULLIOU							and the second se	
совкоез минаков codijo 2011/00 Datos del Ingreso								
LOURDES MEAGROS Cadigo JULLIOU					-	n	Y	
совкоез минаков codijo 2011/00 Datos del Ingreso					-	n	21	
LOUNCES MEAGAGES Cadigo 2011/02 Datos del Ingreso Plana TEU/193						22	2	
cources mexceles codijo .2011/007 Datos del Ingreso Placa				-		N	2	
LOUNCES MEAGAGES Cadigo 2011/02 Datos del Ingreso Plana TEU/193				-	1	L'ANY	2	
LOURCES MEAGES Cadyo -2011/027 Datos del Ingreso Pleon TG/787 Nothay Nora -1228239						acceso .	2	
LOURCES MEAGES Cadyo -2011/027 Datos del Ingreso Pleon TG/787 Itolaykora					and the second s	2	7	

2117-00-26 1134:56 F4Y103 20111092 MARTINEZ ESPN02A LCURDO 2117-00-26 1122:36 F4Y103 20111092 MARTINEZ ESPN02A LCURDO 2017-00-27 1120:36 LAITINEZ 2011092 MARTINEZ ESPN02A LCURDO 2017-00-27 1120:36 LAITINEZ 2011092 MARTINEZ ESPN02A LCURDO 2017-00-27 114:32 CHURDO 20111093 BASLO GUERE CRISTIN 2017-00-27 114:43 CHURDO ZURARRA CARROHA LONDO 2017-00-27 114:43 CHURDO ZURARRA CARROHA ESPN02A CURRE CRISTIN 2017-00-27 116:43 CHURDO		FECHA	HORA	PLACA	CODIGOPUCP	AD DATEDNO	AP MATERNO	MOMBDED
2017-09-20 11/20:30 F4Y163 20111084 MEEDIA CARDINA EBNARD EBNARD <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>								
2017-05-27 11:82.45 F.4V153 2011100 24.4484A CARDONA EDSON 2017-05-27 11:82.45 F.4V153 2011100 24.4484A CARDONA EDSON 2017-05-27 11:82.45 F.4V153 2011103 EMSLOD GUMERO VISQUEZ LUSS EN 2017-05-27 11:82.45 F.4V153 2011103 MARTINEZ ESPN02A LOUBDO 2017-05-27 11:84.52 CHIDIOS MARTINEZ ESPN02A LOUBDO 2017-05-27 11:44.32 CHIDIOS MARTINEZ ESPN02A LOUBDO 2017-05-27 11:44.32 CHIDIOS MARTINEZ ESPN02A LOUBDO 2017-05-27 11:64.22 FELJ02 20111005 MARTINEZ EDENALO CARDONA EDSLO OUEFRE CHIDIO ZHARRA CARDONA EDSLO OUEFRE CHIDIO ARTINEZ EDENALOZ LUBELA CARDONA EDSLO OUEFRE CHIDIO ARTINEZ ENSLO OUEFRE CHIDIO ARTINEZ ENSLO OUEFR								
atos del alumno 2017-09-27 11 20:30 PAY163 20111899 GOMERO VAREDO								EDSONU
atos del alumno 2017-09-27 11 32:50 LH277 2011103 MARTINEZ EBPNIOZA LONBOJ atos del alumno 2017-09-27 11 32:50 LH277 2011103 MARTINEZ EBPNIOZA LONBOJ atos del alumno 2017-09-27 11 43:2 ALENDO 2017-09-27 LONDO CHERE CINIDO atos del alumno 2017-09-27 11 43:2 CHERDO 20111081 MARTINEZ EBPNIOZA LONDO atos del alumno 2017-09-27 11 43:2 Alua298 20111081 MARTINEZ EDE LA CRUZ ELEL CHERT CHERT CHERT CHERT LONDO DE LA CRUZ ELEL CHERT 2017-09-27 11 62:4 CHU175 20111081 MARTINEZ CHERT EDESCH CHERT CHERT CHERT								LUISEN
atos del alumno 2917-09-27 114.32 ATVI338 29111002 MARTINEZ ESPAID2A LCURDO atos del alumno 2917-09-27 114.912 CIETO 29111003 MARTINEZ ESPAID2A LCURDO CIETO atos del alumno 2917-09-27 116.912 CIUTO 29111003 MARTINEZ CERTO CIETO CIETO <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>CRISTIN</td></t<>								CRISTIN
Aprilistic Patrons Aprilistic Patrons Aprilistic Patrons Exercise Aprilistic Patrons Exercise Exercise Exercise	and the second sec							LOURDE
atos del alumno 2917-09-27 11 48 42 FR.1398 29111004 MARTINEZ CERACHA EDSON	1000							
2017-05-27 11-43.31 AMA206 20111060 ZAVABBA CARADYA EDSO(h) atos del alumno 2017-05-27 11.52.3 B07545 20111060 ZAVABBA CARADYA EDSO(h) atos del alumno 2017-05-27 11.52.4 C1U175 20111003 BASLIC CUIERE CARINA EDSO(h) atos del alumno 2017-05-27 11.52.4 C1U175 20111003 BASLIC CUIERE CARINA EDSO(h) atos del alumno 2017-05-27 11.52.4 C1U175 20111003 BASLIC CUIERE CARINA EDSO(h) aveillob Maderia EdSo(haderia) EDSO(haderia) <td< td=""><td>a second s</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>	a second s							
2017-09-27 11:50-23 E019340 20111001 UREANO FERNANDEZ MATHEL 2017-09-27 11:53.4 C1U178 20111001 BASLO GUERE CRISTA 0 Apellok Paterna Apellok Paterna EVELACRUZ EVELACRU								
atos del alumno 2917-05-27 11534 C1U176 20111003 EASLO GUERE CRISTIA 0 Aprildo Patrino Aprildo Materio DE LA CRUZ Menolysis EL EL ARMARDO								
D Apellodo Paterno MARTINEZ Apellodo Materno DELACRUZ Mendensi LILELAGNACO								
		-b.r		No.				
	4 Apellido Raterno Konstruez Apellido Materno DELA CRUZ Mandhras		La La					
Datas dal lamasa	é Apolitádo Rotorna Apolitádo Materna ERLA CRUZ Mandres ELLEZ ARMANICO ELLEZ ARMANICO ELLEZ ARMANICO ELLEZ ARMANICO							
Datos del Ingreso	é Aprilide Paterné Aprilide Paterné Aprilide Meterne EXLACRUZ Mandres ELLEZ ARMANDO Codeja ZULIZOH Datos del Ingreso							
Real Contraction of the second	ф Арндов Рикто Колтел Андоба Мавета СЕСА СКИ СССА СКИ СССА СКИ Собщо СОбщо СОбщо СОбщо СОбщо СО							
	ф Арндов Рикто Колтел Андоба Мавета СЕСА СКИ СССА СКИ СССА СКИ Собщо СОбщо СОбщо СОбщо СОбщо СО							5
EDVE75	Aprilisio Puterno Kontrinez Aprilisio Molecraso CELACRUZ Mandres LICZ ARMANICO CALICZ AMANANICO CALICZ CALICZ AMANANICO CALICZ AMANANICO CALICZ AMANANICO CALICZ AMANANICO CALICZ CALICZ AMANANICO CALICZ CALICZ AMANANICO CALICZ CALICZ CALICZ CALICZ CALICZ CALICU CALICZ CALICZ CALICZ CALICZ CALICZ CALICU CALICZ CALICZ CALICZ CALICZ CALICZ CALICU CALICZ CALICZ CALICZ CALICZ CALICU CALICZ CALICZ CALICU CALICZ CALICZ CALICZ CALICU CALICZ CALICZ CALICU CALICZ CALICZ CALICU CALICZ CALICZ CALICU CALICZ CALICZ CALICZ CALICU CALICZ CALICZ CALICU CALICZ CALICZ CALICU CALICZ CALICZ CALICU CALICZ CALICU CALICZ CALICU CALICZ CALICU CALICZ CALICU CALICZ CALICZ CALICU CALICZ CALICU CALICU CALICU CALICZ CALICU							
Place EDV875 Recht phore	Aprilida Paterna Aprilida Paterna Aprilida Materna De La Citado El Lez Annakozo Citado Soltano Di La Citado Di La Citado Di La Citado Di La Citado Parena El Citado							222
Point ECW475 Archaybors 123521	Apriliab Reternal Apriliab Reternal Apriliab Maternal DELA GRUZ DELA GRUZ DELA GRUZ DELA GRUZ DELA GRUZ DELA GRUZ DELA GRUZ Panan ECVATS Ancha y hore							222
Place EDV875 Recht phore	Apriliado Pariona Apriliado Pariona Apriliado Madernas CELAS GRUZ CELAS GRUZ CELAS ASANANCO CELAS ANANANO CELAS ANANANO CELAS ANANANO CELAS ANANANO CELAS ANANANO CELAS ANANANO							

and the second	FECHA	HORA	PLACA.	CODIGOPUCP	AP PATERNO	AP MATERNO	NOMERES	
	2017-06-20	1134.65	F4Y163	20111002	MARTINEZ	ESPINOZA	LOURDESM	A.
(Section 2 and a section 2 an	2017-05-25	11:35:35	F4(163	20111684	MEDINA	LEANDRO	BRIAN NICO.	5
	2017-06-27	11:16.45	F4V163	20111000	ZANABRIA	CARMONA.	EDSON JOEL	
	2017-06-27	11:20:35	F4(163	20111859	GOMERO	VASQUEZ	LUIS ENRIQ	
a second second	2017-06-27	1135.55	LIH277	20111003	BASILIO	GUERE	CRISTIANA.	
	2017-06-27	11:38:31	AEJ088	20111002	MARTINEZ	ESPINOZA	LOURDES M.	1.1
ALC: NOTE OF	2017-06-27	11:43.2	ATW338	20111002	MARTINEZ	ESPINOZA	LOURDES M.	1
and the second se	2017-06-27	11:44:32	CIEB7Q	20111003	BASILIO	GUERE	CRISTIAN A.	
and the second second	2017-06-27	11:46:42	F8L380	20111004	MARTINEZ	DELACRUZ	ELLIEL ARII	
	2017-06-27	11.48.31	AMA266	20111000	ZANABRIA	CARMONA	EDSON JOEL	
	2017-06-27	11:50:23	B0Y545	20111001	URBANO	FERMANDEZ	MATHEUS F_	81
atos del alumno	2017-06-27	11:53:4	C10176	20111003	BASILIO	GUERE	CRISTIAN A_	15
ID 7 Apolitido Polocoso GENERIC Apolitido Maternao			2 4	E-m	Z	VEILER		
7 Apolitika Palancea Conteac Apolitika Materna Mascutz Naskares Luis Panaque Luis Panaque Luis Panaque Luis Panaque Datas del Ingeneso Pana				A NOT	No.		2	
7 Apolitika Federato Conceso Apolitika Materna Vissozucz Nacistanie Los Executor Cadigo Zatilas Datos del Ingreso Pace				A lot				

			Parkie PUCP				- 9
	FECHA.	HORA	PLACA	CODIGOPUCP	AP.PATERNO	APMATERNO	NOVERES
-	2017-00-20	11:34:56	F4Y163	20111002	MARTINEZ	ESPINOZA	LOURDES M.
A CONTRACTOR OF A CONTRACTOR O	2017-06-26	11:38:38	F4Y163	20111694	MEDINA	LEANDRO	BRIAN NICO.
	2017-06-27	11:10:45	F4V163	20111000	ZAMABRIA	CARMONA	EDSON JOEL
and the second second	2017-06-27 2017-06-27	11:20:35	F4Y163 UH277	20111859	BASILIO	VASQUEZ GUERE	CRISTIAN A.
	2017-00-27	11:38:31	AEJORE	20111002	MARTINEZ	ESPINOZA	LOURDES M.
	2017-06-27	11:43.2	ATW338	20111002	MARTINEZ	ESPINOZA	LOURDES M.
All and a second se	2017-06-27	11.44:32	CIE87Q	20111003	BASILIO	GUERE	CRISTIANA.
	2017-06-27	11:40:42	F8L380	20111004	MARTINEZ	DELACRUZ	ELLIEL ARM_
	2017-06-27 2017-06-27	11:48:31	AMA256 80Y545	20111000 20111001	URBANO	CARMONA FERMANDEZ	EDSON JOEL MATHEUS F.
atos del alumno	2017-06-27	11:53:4	C10178	20111003	BASILIO	GUERE	CRISTIAN A.
.0							
4	Entra 1	-	-	1	E SPE		
Apellido Paterno	1		-		-		
NOWTINEZ		21	-	-	1		
Apellido Materze	100 - 1	1	·•		in .	فقينيا	
ESPINOZA	1 m	-	10	(a)	能		1
Northeas	10	- 1				4	7
LOURDES MEAGROS	1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-		N.	-			NG-
Código			1		-	Vis V	
20111002			N		1 King		
Datos del Ingreso						~~~	
Place					100	n 1	al
	-	-	-		-		1
C00063						-	
trache y hora						200000000	AL.
						LL MISS	
12.84.24						acceso	
2017/6/27							
			Parke PUCP				+ 11
		Lines.	PLACA	A STRUCTURE OF	AP.PATERNO	APINATERNO	NOMERES
	FECHA	HORA					
	2017-06-28	11:34:56	F49163	20111002	MARTINEZ	ESPINOZA.	LOURDES M.
	2017-06-28 2017-06-26	1134.56 1135.38	F49163 F49163	20111002 20111694	MEDINA	LEANDRO	BRIAN NICO
	2017-06-28 2017-06-28 2017-06-27	11:34:56	F49163	20111002			LOURDES M.
	2017-06-28 2017-06-26	11.34.56 11.35.38 11.16.45	F4Y163 F4Y163 F4Y163	20111002 20111604 20111000	MEDINA ZANABRIA	LEANDRO CARMONA VASQUE2 GUERE	BRIAN NICO EDSON JOEL
	2017-06-28 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27	113456 113538 111645 112035 113555 113831	F4Y163 F4Y163 F4Y163 F4Y163 LH4277 AEJ568	20111002 2011564 20111604 20111859 20111859 20111003 20111902	MEDINA ZANABRIA GOMERO BASILIO MARTINEZ	LEANDRO CARMONA VASQUEZ GUERE ESPINOZA	LOURDES M. BRIAN NICO EDSON JOEL LUIS ENRIQ CRISTIANA, LOURDES M
	2017-06-28 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	113456 113538 111645 112035 113555 113831 11432	F4Y163 F4Y163 F4Y163 F4Y163 LIH277 AEJ568 ATW338	20111002 20111504 20111000 20111850 20111850 20111003 20111002 20111002	MEDINA ZANABRIA GOMERO BASILIO MARTINEZ WARTINEZ	LEANDRO CARMONA, VASQUEZ GUERE ESPINOZA ESPINOZA	LOURDES M BRIAN NICO EDSON JOEL LUIS ENRIQ CRISTIAN A, LOURDES M LOURDES M
	2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	113456 113538 111645 112035 113655 113831 11432 114432	F4Y163 F4Y163 F4Y163 F4Y163 LIH277 AEJ588 ATW338 CIE870	20111002 20111594 20111500 20111859 20111902 20111902 20111902 20111903	MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO	LEANDRO CARMONA VASQUEZ GUERE ESPINOZA ESPINOZA GUERE	LOURDES M BRIAN NICO EDSON JOEL LUIS ENRIQ CRISTIAN A, LOURDES M LOURDES M CRISTIAN A
	2017-06-28 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	113456 113538 111645 112035 113655 113831 11432 114432 114642	F4Y163 F4Y163 F4Y163 F4Y163 LIH277 AEJ588 ATW338 CIEB70 F8L380	20111002 20111594 20111500 20111859 20111902 20111902 20111902 20111902 20111903 20111904	MEDINA ZANABRIA GOMERO BASILIO MARTINEZ MARTINEZ BASILIO MARTINEZ	LEANDRO CARMONA, VASQUEZ GUERE ESPINOZA ESPINOZA GUERE DE LA CRUZ	LOURDES M. BRIAN NICO EDSON JOEL LUIS ENRIQ CRISTIANA, LOURDES M. LOURDES M. CRISTIANA, ELLIEL ARM
	2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	113456 113538 111645 112035 113655 113831 11432 114432 114642 114831 115023	F4Y163 F4Y163 F4Y163 F4Y163 LIH277 AEJ588 ATW338 CIE870	20111002 20111594 20111500 20111859 20111902 20111902 20111902 20111903	MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO	LEANDRO CARMONA VASQUEZ GUERE ESPINOZA ESPINOZA GUERE	LOURDES M BRIAN NICO EDSON JOEL LUIS ENRIQ CRISTIAN A, LOURDES M LOURDES M CRISTIAN A
	2017-06-28 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	113456 113538 111645 112035 113655 113831 11432 114432 114642 114831	F4Y163 F4Y163 F4Y163 F4Y163 LtH277 AEJ588 ATW338 C1687C F9L340 AIA268	20111002 20111594 20111500 20111550 20111550 20111502 20111502 20111503 20111504 20111504	MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ ZANABRIA	LEANDRO CARNONA, VASQUEZ GUERE ESPINOZA ESPINOZA GUERE DE LA CRUZ CARNONA	LOURDES M. BRIAN NICO EDSON JOEL LUIS ENRIQ CRISTIANA. LOURDES M. LOURDES M. LOURDES M. CRISTIANA. ELLEL ARM. ELLEL ARM.
atos del alumno	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	113456 113538 111645 112035 113655 113831 11432 114432 114642 114831 115023	F4Y163 F4Y163 F4Y163 F4Y163 LUH277 AEJ588 ATW338 CIE87G F8L380 AMA288 B0Y545	20111902 20111904 20111900 20111959 20111959 20111902 20111902 20111903 20111903 20111904 20111900 20111901	MEDINA ZANABRIA GOMERO BASILIO MARTINEZ MARTINEZ BASILIO MARTINEZ ZANABRIA URBANO	LEANDRO CARMONA VAGUEZ GUERE ESPINOZA ESPINOZA GUERE DE LA CRUZ CARMONA FERNANDEZ	LOURDES M. BRIAN NICO EDBON JOEL UIIS ENRIQ CRISTIANIA, LOURDES M. LOURDES M. CRISTIANIA, ELIEL ARM. EDBON JOEL WITHEUS F.
atos del alumno	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	113456 113538 111645 112035 113655 113831 11432 114432 114642 114831 115023	F4Y163 F4Y163 F4Y163 F4Y163 LUH277 AEJ588 ATW338 CIE87G F8L380 AMA288 B0Y545	20111902 20111904 20111900 20111959 20111959 20111902 20111902 20111903 20111903 20111904 20111900 20111901	MEDINA ZANABRIA GOMERO BASILIO MARTINEZ MARTINEZ BASILIO MARTINEZ ZANABRIA URBANO	LEANDRO CARMONA VAGUEZ GUERE ESPINOZA ESPINOZA GUERE DE LA CRUZ CARMONA FERNANDEZ	LOURDES M. BRIAN NICO EDBON JOEL UIIS ENRIQ CRISTIANIA, LOURDES M. LOURDES M. CRISTIANIA, ELIEL ARM. EDBON JOEL WITHEUS F.
	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	113456 113538 111645 112035 113655 113831 11432 114432 114642 114831 115023	F4Y163 F4Y163 F4Y163 F4Y163 LUH277 AEJ588 ATW338 CIE87G F8L380 AMA288 B0Y545	20111902 20111904 20111900 20111959 20111959 20111902 20111902 20111903 20111903 20111904 20111900 20111901	MEDINA ZANABRIA GOMERO BASILIO MARTINEZ MARTINEZ BASILIO MARTINEZ ZANABRIA URBANO	LEANDRO CARMONA VAGUEZ GUERE ESPINOZA ESPINOZA GUERE DE LA CRUZ CARMONA FERNANDEZ	LOURDES M. BRIAN NICO EDBON JOEL UIIS ENRIQ CRISTIANIA, LOURDES M. LOURDES M. CRISTIANIA, ELIEL ARM. EDBON JOEL WITHEUS F.
	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	113456 113538 111645 112035 113655 113831 11432 114432 114642 114831 115023	F4Y163 F4Y163 F4Y163 F4Y163 LUH277 AEJ588 ATW338 CIE87G F8L380 AMA288 B0Y545	20111902 20111904 20111900 20111959 20111959 20111902 20111902 20111903 20111903 20111904 20111900 20111901	MEDINA ZANABRIA GOMERO BASILIO MARTINEZ MARTINEZ BASILIO MARTINEZ ZANABRIA URBANO	LEANDRO CARMONA VAGUEZ GUERE ESPINOZA ESPINOZA GUERE DE LA CRUZ CARMONA FERNANDEZ	LOURDES M. BRIAN NICO EDBON JOEL UIIS ENRIQ CRISTIANIA, LOURDES M. LOURDES M. CRISTIANIA, ELIEL ARM. EDBON JOEL WITHEUS F.
	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	113456 113538 111645 112035 113655 113831 11432 114432 114642 114831 115023	F4Y163 F4Y163 F4Y163 F4Y163 LUH277 AEJ588 ATW338 CIE87G F8L380 AMA288 B0Y545	20111902 20111904 20111900 20111959 20111959 20111902 20111902 20111903 20111903 20111904 20111900 20111901	MEDINA ZANABRIA GOMERO BASILIO MARTINEZ MARTINEZ BASILIO MARTINEZ ZANABRIA URBANO	LEANDRO CARMONA VAGUEZ GUERE ESPINOZA ESPINOZA GUERE DE LA CRUZ CARMONA FERNANDEZ	LOURDES M. BRIAN NICO EDBON JOEL UIIS ENRIQ CRISTIANIA, LOURDES M. LOURDES M. CRISTIANIA, ELIEL ARM. EDBON JOEL WITHEUS F.
10 5	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	113456 113538 111645 112035 113655 113831 11432 114432 114642 114831 115023	F4Y163 F4Y163 F4Y163 F4Y163 LUH277 AEJ588 ATW338 CIE87G F8L380 AMA288 B0Y545	20111902 20111904 20111900 20111959 20111959 20111902 20111902 20111903 20111903 20111904 20111900 20111901	MEDINA ZANABRIA GOMERO BASILIO MARTINEZ MARTINEZ BASILIO MARTINEZ ZANABRIA URBANO	LEANDRO CARMONA VAGUEZ GUERE ESPINOZA ESPINOZA GUERE DE LA CRUZ CARMONA FERNANDEZ	LOURDES M. BRIAN NICO EDBON JOEL UIIS ENRIQ CRISTIANIA, LOURDES M. LOURDES M. CRISTIANIA, ELIEL ARM. EDBON JOEL WITHEUS F.

ien or

coligo 2011000 Datos del Ingreso

12-77-28

<u>6</u>			Parkie PUCP					
	FECHA	HORA	PLACA.	CODIGOPUCP	AP PATERINO	AP MATERNO	NONBRES	1
	2017-06-26	11:34:55	F4Y163	20111002	MARTINEZ	ESPINOZA	LOURDES M.	
	2017-06-26	11:35:36	F4Y163	20111684	MEDINA	LEANDRO	BRIAN MCO	1
	2017-06-27	11:10:45	F4V163	20111000	ZANABRIA	CARMONA	EDSON JOEL	
	2017-06-27	11:20:35	F4Y163	20111859	GOMERO	VASQUEZ	LUIS ENRIQ	
	2017-06-27	11:35:55	LH277	20111003	BASILIO	GUERE	CRISTIAN A.	
10 mil 10	2017-06-27 2017-06-27	11:38:31 11:43:2	AEJ588 ATW338	20111002 20111002	MARTINEZ MARTINEZ	ESPINOZA	LOURDES M.	11
2000	2017-06-27	11.44.32	CIE87Q	20111002	BASILIO	GUERE	CRISTIAN A.	1
	2017-06-27	11:46:42	F8L380	20111004	MARTINEZ.	DELACRUZ	ELUEL ARM	
	2017-06-27	1148.31	AMA206	20111000	ZANABRIA	CARMONA	EDSON JOEL	
	2017-06-27	11:50:23	B0Y545	20111001	URBAND	FERNANDEZ	MATHEUSE.	1
Datos del alumno	2017-06-27	1153.4	C1U176	20111003	BASEIO	GUERE	CRISTIAN A	
io.								
e	I DISTANCE IN	CARL ROOM	-	ALC: NAMES OF TAXABLE	the state of the			
	Contraction of the	A Real Property lies						
AperNato Paterno	1 m	Carlot -	-	V.T	-			
	1000			and the second second	1 mar 1			
MARTINEZ	12 8	- 420	-	A	Store			
Apellido Materno		-			and the second s	VELVED	08.	
DELACRUZ	2	10	(iii	10	-			
Nontres	- B-			-		4	7 V	
							No.	
ALLAS ARMANDO	1000					and the		
ELLIEL ARMANDO Câdiga	-		-	-		5	0	
ELLEE ARMANDO Câdigo 20111234	-		-			1	2	
ELLIEL ARMANDO Câdiga	-	T	-			n	2	
ELLEE ARMANDO Câdigo 20111234	-	1		1		~	2	
еция ленинос сиди зациан Datos del Ingreso Риси	-	1		~		n	2	
еша акминос сибр зациан Datos del Ingreso		1				n	2	
ELIE ARGANEO Calgo Jelizad Datos del Ingreso Paca Datag	-	1			-	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	2	
ELLE ARBANDO Calipe 2011208 Datos del Ingreso Paca Dataso Paca Paca Rodu y here	-	1			-	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	2	
elia Arsando Calgo Jolizao Datos del Ingreso Piece Datago		1			-		2	
ELLE ARBANDO Calipe 2011208 Datos del Ingreso Paca Dataso Paca Paca Rodu y here		1		~	-	JUCESD	27	
ester Artenhoo Gelige 2011/2014 Datos del Ingreso Paca Datas Datas Roda y hera 8:55:15		1			-	acceso	2	
ester Armanico Calgo 20112034 Datos del Ingreso Paca Datas Datas Datas Roda y Intra 8:59:15		1				30000	27	
esties Armanico Calgo 2012/2004 Datos del Ingreso Paca Datago Rocha y hora 8:50:15 2017/4/20		1	Parkie PUCP			acceso	2	
esties Armanico Calgo 2012/2004 Datos del Ingreso Paca Datago Rocha y hora 8:50:15 2017/4/20	FECHA	HORA	PLACA	CODICOPUCE		AP MATERNO		
esties Armanico Calgo 2012/2004 Datos del Ingreso Paca Datago Rocha y hora 8:50:15 2017/4/20	2017-06-28	1134.56	PLACA F4Y163	20111002	MARTINEZ	AP MATERNO ESPINOZA	LOURDES M.	
esties Armanico Calgo 2012/2004 Datos del Ingreso Paca Datago Rocha y hora 8:50:15 2017/4/20	2017-06-28 2017-06-26	1134.55 1135.38	PLACA F4Y163 F4Y163	20111002 20111694	MARTINEZ MEDINA	AP MATERNO ESPINOZA LEANDRO	LOURDES M. BRIAN NICO.	75
estas Armaniza Calaja 2012/2004 Datas del Ingreso Parce Dataso Rodu y hora 8:52:15 2017:4:20	2017-06-28 2017-06-26 2017-06-27	1134.56 1135.38 11.16.45	PLACA F4Y163 F4Y163 F4Y163	20111002 20111604 20111000	MARTINEZ MEDINA ZANABRIA	AP MATERNO ESPINOZA LEANDRO CARMONA	LOURDES M. BRIAN NICO. EDGON JOEL	75
estas Armaniza Calaja 2012/2004 Datas del Ingreso Parca Dataso Roda y hora 8:52:15 2017:4:20	2017-06-28 2017-06-26 2017-06-27 2017-06-27 2017-06-27	1134.56 1135.38 1116.45 1120.35	PLACA F4Y163 F4Y163 F4Y163 F4Y163 F4Y163	20111002 20111694 20111000 20111859	MARTINEZ MEDINA ZANABRIA GOMERO	AP MATERNO ESPINOZA LEANDRO CARNONA VASOLEZ	LOURDES M. BRIAN NICO. EDSON JOEL LUIS ENRIQ	
estas Armaniza Calaja 2012/2004 Datas del Ingreso Parca Dataso Roda y hora 8:52:15 2017:4:20	2017-06-28 2017-06-26 2017-06-27 2017-06-27 2017-06-27	1134.56 1135.38 11.16.45 11.20.35 11.35.55	PLACA F4Y163 F4Y163 F4Y163 F4Y163 F4Y163 LIH277	20111002 20111604 20111000 20111859 20111003	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO	AP MATERNO ESPN02A LEANDRO CARMONA VASULEZ GUERE	LOURDES M. BRIAN NICO. EDSON JOEL LUIS ENRIQ CRISTIANIA.	- Jo
estas Armaniza Calaja 2012/2004 Datas del Ingreso Parca Dataso Roda y hora 8:52:15 2017:4:20	2017-06-28 2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27	113456 113538 111645 112035 113555 113831	PLACA F4Y163 F4Y163 F4Y163 F4Y163 F4Y163 LIH277 AEJ568	20111002 20111594 20111000 20111859 20111903 20111902	MARTINEZ MEDINA ZANABRIA GONERO BASILIO MARTINEZ	AP NATERNO ESPINOZA LEANDRO CARNONA VASOUEZ GUERE ESPINOZA	LOURDES M. BRIAN NICO. EDSON JOEL LUIS ENRIQ CRISTIANIA. LOURDES M.	1 Ja
estas Armaniza Calaja 2012/2004 Datas del Ingreso Parca Dataso Roda y hora 8:52:15 2017:4:20	2017-06-28 2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	113456 113538 111645 112035 113555 113831 11432	PLACA F4Y163 F4Y163 F4Y163 F4Y163 LIN4277 AEJ588 ATW338	20111002 20111604 20111000 20111000 20111003 20111003 20111002 20111002	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ MARTINEZ	AP MATERNO ESPINOZA LEANDRO CARNONA VASOLEZ GLERE ESPINOZA ESPINOZA	LOURDES M. BRIAN NICO. EDSON JOEL LUIS ENRIQ CRISTIANA. LOURDES M. LOURDES M.	
ELLE ARBANDO Calige 2012204 Datos del Ingreso Paca Dataso Paca Rodu y here 83515	2017-06-28 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	1134 56 1135 38 1116 45 1120 35 1135 55 1138 31 1143 2 1144 32	PLACA F4Y153 F4Y153 F4Y153 F4Y153 LINC77 AEJ568 ATW238 CIE870	20111002 20111594 20111000 20111859 20111003 20111002 20111002 20111002	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ MARTINEZ BASILIO	AP MATERINO ESPINOZA LEANDRO CARNONA VASOLEZ GUERE ESPINOZA ESPINOZA GUERE	LOURDES M. BRIAN NICO EDSON JOEL LUIS ENRIQ CRISTIANA LOURDES M. LOURDES M. CRISTIANA	1 Ja 1
ELLER ARMANDO Calajen 2012/2014 Datos del Ingreso Paca Datago Rodu y hora 8:35:15 2017:4:20	2017-06-28 2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	113456 113538 111645 112035 113555 113831 11432	PLACA F4Y163 F4Y163 F4Y163 F4Y163 LIN4277 AEJ588 ATW338	20111002 20111604 20111000 20111000 20111003 20111003 20111002 20111002	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ MARTINEZ	AP MATERNO ESPINOZA LEANDRO CARNONA VASOLEZ GLERE ESPINOZA ESPINOZA	LOURDES M. BRIAN NICO. EDSON JOEL LUIS ENRIQ CRISTIANA. LOURDES M. LOURDES M.	the second secon
ELLER ARMANDO Calajen 2012/2014 Datos del Ingreso Paca Datago Rodu y hora 8:35:15 2017:4:20	2017-06-26 2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	1134 56 1135 38 1116 45 1120 35 1135 55 1138 31 1143 2 1144 32 1146 42	PLACA F4Y163 F4Y163 F4Y163 LIN277 AEJ588 ATW338 CIERPO F8L380	20111002 20111594 20111500 20111959 20111902 20111902 20111902 20111902 20111903 20111904	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ MARTINEZ BASILIO MARTINEZ ZANABRIA URBANO	AP MATERNO ESPINO2A LEANDRO CARMONA VASOLEZ GLERE ESPINO2A ESPINO2A GLERE OE LA CRUZ	LOURDES M. BRIAN NICO EDSON JOEL LUIS ENRIO CRISTIANA LOURDES M. LOURDES M. CRISTIANA ELLIEL ARM	the second secon
ELLER ARMANDO Calajen 2012/2014 Datos del Ingreso Paca Datago Rodu y hora 8:35:15 2017:4:20	2017-06-28 2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	113456 113538 111645 112035 113555 113831 11432 114432 114642 114831	PLACA F4Y163 F4 F4 F4 F4 F4 F4 F4 F4 F4 F4 F4 F4 F4	20111002 20111694 20111600 20111859 20111903 20111903 20111903 20111903 20111904 20111904	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANABRIA	AP MATERNO ESPINOZA LEANDRO CARMONA VASOLEZ GUERE ESPINOZA GLERE ESPINOZA GLERE CARMONA	LOURDES M. BRIAN NICO EDSON JOEL LUIS ENRIQ CRISTIANA, LOURDES M. ORISTIANA, ELLEL ARM EDSON JOEL	at the second se

Tesis publicada con autorización del autor No olvide citar esta tesis

Datos del Ingreso

2157.21

2017/05/20 11/32/30 F4/41/33 2011/16/30 2017/05/27 11/32/30 F4/41/33 2011/16/31 2017/05/27 11/32/31 H4/20/38 2011/10/31 2017/05/27 11/34/32 C/247/21 2011/10/31 2017/05/27 11/35/31 H4/20/20 2011/10/31 2017/05/27 11/35/31 C/247/21 2011/10/31	2017-06-26 1134-56 F47163 20111024 2017-06-26 1132-56 F47163 20111024 2017-06-27 1132-35 F47163 20111024 2017-06-27 1132-35 F477 20111024 2017-06-27 1133-31 F42163 20111024 2017-06-27 1134-32 ATT/7 20111024 2017-06-27 1135-34 C1U176 20111023 2017-06-27 1135-34 C1U176 20111024 2017-06-27 1135-4 C1U176 20111023 2017-06-27 1135-4 C1U176 20111024 2017-06-27 1135-4 C1U176 201110			Parkie PUCP	1			
2017 06 26 1135 26 F4743 2011 1690 2017 06 27 114 85 F4143 2011 1692 2017 06 27 114 85 CH278 2011 1692 2017 06 27 114 85 CH148 2011 1692 2017 06 27 114 85 CH148 2011 1692 2017 06 27 114 85 CH148 2011 1693 2017 06 27 114 85 CH147 2011 1693 2017 06 27 114 85 CH147 2011 1693 2017 06 27 114 85 CH147 2011 1693 2017 06 27 1150 23 D11003 2011 1693 <th>2017-06-27 1136-36 F4V163 20111060 2017-06-27 1136-45 F4V163 20111060 2017-06-27 1136-55 LH-YT 20111000 2017-06-27 1136-51 LH-YT 20111000 2017-06-27 1136-51 LH-YT 20111000 2017-06-27 1136-21 LH-26 20111000 2017-06-27 1136-24 CHU176 20111000</th> <th>FECHA</th> <th>HORA</th> <th>PLACA</th> <th>CODIGOPUCP</th> <th>AP PATERNO</th> <th>AP.MATERNO</th> <th>NONBRES</th>	2017-06-27 1136-36 F4V163 20111060 2017-06-27 1136-45 F4V163 20111060 2017-06-27 1136-55 LH-YT 20111000 2017-06-27 1136-51 LH-YT 20111000 2017-06-27 1136-51 LH-YT 20111000 2017-06-27 1136-21 LH-26 20111000 2017-06-27 1136-24 CHU176 20111000	FECHA	HORA	PLACA	CODIGOPUCP	AP PATERNO	AP.MATERNO	NONBRES
2017-06-27 11:10:45 F-24:163 221414000 2017-06-27 11:30:55 L.H277 22141403 2017-06-27 11:30:45 FR.380 2111403 2017-06-27 11:30:45 CHU176 20111001 2017-06-27 11:30:45 CHU176 </th <td>2017-06-27 1136.45 FeV183 20111000 2017-06-27 1136.25 FeV183 20111000 2017-06-27 1136.25 FeV183 20111000 2017-06-27 1136.25 FeV183 20111000 2017-06-27 1136.22 FeB30 20111000 2017-06-27 1136.22 FeB30 20111000 2017-06-27 1136.23 B0V46 20111000 2017-06-27 1155.4 C1U178 20111000 2017-06-27 1155.4 C1U178 20111000 2017-06-27 1155.4 C1U178 20111000</td> <td></td> <td></td> <td></td> <td></td> <td>MARTINEZ</td> <td>ESPINOZ4</td> <td>LOURDEST</td>	2017-06-27 1136.45 FeV183 20111000 2017-06-27 1136.25 FeV183 20111000 2017-06-27 1136.25 FeV183 20111000 2017-06-27 1136.25 FeV183 20111000 2017-06-27 1136.22 FeB30 20111000 2017-06-27 1136.22 FeB30 20111000 2017-06-27 1136.23 B0V46 20111000 2017-06-27 1155.4 C1U178 20111000 2017-06-27 1155.4 C1U178 20111000 2017-06-27 1155.4 C1U178 20111000					MARTINEZ	ESPINOZ4	LOURDEST
2017-06-27 1120-36 F-44/103 20141492-9 2017-06-27 1138-31 AEU38 20141402 2017-06-27 1138-31 AEU38 20141402 2017-06-27 1138-31 AEU38 20141402 2017-06-27 1138-31 AEU38 20141402 2017-06-27 1148-32 OTESTO 20141001 2017-06-27 1152-23 DU152 20141003 20141003 2017-06-27 1152-23 DU152 20141003 20141003 2017-07-20 DU152 DU152 DU152 20141003 2017-07-27 DU152 DU152 DU152 DU152 <t< th=""><td>2017-06-27 1120-35 E4V163 20111854 2017-06-27 1138-51 AEU36 20111003 2017-06-27 1138-31 AEU36 20111003 2017-06-27 1138-24 CTU338 20111003 2017-06-27 1138-24 CTU338 20111003 2017-06-27 1138-24 CTU378 20111003 2017-06-27 1138-24 CTU178 20111003 2017-06-27 1158-4 CTU178 20111003</td><td></td><td></td><td></td><td></td><td>MEDINA</td><td>LEANDRO</td><td>BRIAN NICO</td></t<>	2017-06-27 1120-35 E4V163 20111854 2017-06-27 1138-51 AEU36 20111003 2017-06-27 1138-31 AEU36 20111003 2017-06-27 1138-24 CTU338 20111003 2017-06-27 1138-24 CTU338 20111003 2017-06-27 1138-24 CTU378 20111003 2017-06-27 1138-24 CTU178 20111003 2017-06-27 1158-4 CTU178 20111003					MEDINA	LEANDRO	BRIAN NICO
2017/06/27 11/32/53 L.H277 22111/032 1 2017/06/27 11/32/52 L.H277 22111/032 1 2017/06/27 11/32/5 L.H277 2111/032 1 2017/06/27 11/32/5 L.H277 2111/032 1 2017/06/27 11/32/5 L.H277 2111/032 1 2017/06/27 11/32/5 L.H277 2111/032 1 2017/06/27 11/32/5 L.H277 1 2017/06/27 11/32/5 L.H277 2011/032 1 2017/06/27 1 2017/06/27 11/32/5 L.H277 2011/02 1 2017/06/27 1 2017/07/07 2 2017/07/07 2	2017/06/27 1135/56 LH4777 201111003 2017/06/27 1135/56 ATW0318 20111002 2017/06/27 1135/2 ATW0318 20111000 2017/06/27 1136/22 FBL386 20111000 2017/06/27 1136/22 FBL386 20111000 2017/06/27 1135/2 BBV246 20111000 2017/06/27 1155/2 BBV246 20111001 2017/06/27 1155/2 CTU176 20111001					ZANABRIA	VASOUEZ	EDSON JOR
20170627 113831 4208 20111002 20170627 11382 470828 20111002 20170627 11382 470828 20111002 20170627 113831 442 FR.380 20111004 20170627 113831 442 FR.380 2011004 20170627 113831 442 FR.380 2011004 20170420 444 447 20170520 444 447 20170	2017-06-27 11-38-31 AEURAE 20111902 2017-06-27 11-32 AUX-338 20111902 2017-06-27 11-34-22 CE-370 20111902 2017-06-27 11-34-22 FE-338 20111903 2017-06-27 11-36-31 AUX-296 20111903 2017-06-27 11-52-3 BUYES 2017-06-27 11-53-4 C1U176 20111903 2017-06-27 11-53-4 C1U176 20111903					GOMERO BASILIO	GUERE	CRISTIAN
2017 06-27 11432 211703 2011103 Datos del alumno 2017 06-27 114542 CERTIO 2011103 2017 06-27 114542 CERTIO 2011103 1 2017 06-27 1159-23 DUYS6 2011103 1 2017 07 Another Materia CERTION 201710-21 1 1 2017 07 Detos del Ingreso Parce 2 2 1 2 1 2017 05-21 Detos del Ingreso E-5 2 2 2 1 2 </th <td>2017-06-27 11:43.2 ATW338 20111002 2017-06-27 11:43.2 CEGTO 20111003 2017-06-27 11:43.2 FBL380 20111003 2017-06-27 11:53.3 B4V246 20111003 2017-06-27 11:53.4 C1L176 20111003 2017-06-27 11:53.4 C1L176 20111003 2017-06-27 11:53.4 C1L176 2017-06-27 11:55.4 C1L176 2017-06-27 11:55.</td> <td></td> <td></td> <td></td> <td></td> <td>MARTINEZ</td> <td>ESPINOZA</td> <td>LOURDES</td>	2017-06-27 11:43.2 ATW338 20111002 2017-06-27 11:43.2 CEGTO 20111003 2017-06-27 11:43.2 FBL380 20111003 2017-06-27 11:53.3 B4V246 20111003 2017-06-27 11:53.4 C1L176 20111003 2017-06-27 11:53.4 C1L176 20111003 2017-06-27 11:53.4 C1L176 2017-06-27 11:55.4 C1L176 2017-06-27 11:55.					MARTINEZ	ESPINOZA	LOURDES
2017/06/27 114/6/2 CERTO 2011/10/0 2017/06/27 114/6/2 FR.300 2011/10/0 2017/07/06/27 114/6/2 FR.300 2011/10/0 2017/07/20 2011/10/0 2011/10/0 2011/10/0 2017/07/20 2011/10/0 2011/10/0 2011/10/0 2017/07/20 2011/10/0 <	2017-06-27 114-232 CEBTO 20111004 2017-06-27 114-24 FEB.380 20111004 2017-06-27 115-23 B0Y6-6 20111001 2017-06-27 115-23 B0Y6-6 20111001 2017-06-27 115-34 C1U176 2011001 2017-06-27 115-34 C1U176 2011000 2017-06-27 115-34 C1U176 2011000 2017-06-27 115-34 C1U176 201000 2017-06-27 115-34 C1U176 201000 2017-06-27 115-34 C1U176 201					MARTINEZ	ESPINOZA	LOURDES
2017-06-27 114.64.2 FR.380 20111004 2017-06-27 114.51 MAX305 20111004 20111004 2017-06-27 114.53 MAX305 20111004 20111004 2017-06-27 114.53 MAX305 20111004 20111004 2017-06-27 115.34 C1U176 20111004 20111004 2017-07-27 20175-20 20175-20 20175-20 20175-20	2017-06-27 11.46.42 FBL380 20111004 2017-06-27 11.52.3 Bovr.46 20111008 2017-06-27 11.52.3 Bovr.46 20111008 2017-06-27 11.53.4 C1L176 20111008 2017-06-27 11.53.4 C1L176 20111008 2017-06-27 11.53.4 C1L176 20111008 2017-06-27 11.53.4 C1L176 20111008 2017-06-27 11.53.4 C1L176 20111008 2017-06-27 11.53.4 C1L176 20111008 2017-06-27 11.53.4 C1L176 20111008 2011108 2011100 201110000000000					BASILIC	GUERE	CRISTIAN
Datos del alumno 2017-06-27 115023 BUYS46 20111001 1 2017-06-27 115023 BUYS46 20111001 1 2017-06-27 115023 BUYS46 20111001 1 2017-06-27 115023 BUYS46 20111001 1 2017-06-27 115023 BUYS46 2011001 1 2017-06-27 115023 BUYS46 20111001 1 2017-06-27 115024 BUYS46 20111001 1 2017-06-27 115024 BUYS46 20111001 1 2017-06-27 1000 BUYS46 2011000 BUYS46 201000 BUYS46 2011000 BUYS46 2011000 BUYS46 2011000 BUYS46 201100000 BUYS46 20	2017-06-27 1150-23 B075-46 20111001 2017-06-27 1153-4 C1U176 20111003 mm mm mm mm mm mm mm mm mm mm mm mm mm					MARTINEZ	DELACRUZ	ELLIEL AR
Datos del alumno 2017-06-27 11534 C10176 2011100 0 2017-06-27 11534 C10176 20111003 0 20171003 0 2017-06-27 11534 C10176 20111003 0 20171003 0 20170-20 0 2	2017-00-27 1153.4 C1U176 20111003	2017-00	527 11:48:31	AMA205	20111000	ZANABRIA	CARMONA	EDBON JO
Latos del alumno	inno inno inno inno inno inno inno inno					URBANO	FERMANDEZ	MATHEUSI
2 Accelle Paterio Accelle Paterio Accelle Paterio Casta 20 Accelle Paterio Casta 20 Accelle Paterio Casta 20	re ma ball el Ingreso	Datos del alumno	527 1153.4	C1U176	20111003	BASILIO	GUERE	CRISTIAN
	1 2 2 1	200				° –		195
	Parkie PUCP	GUIRE Notares CRISTINIAMANGLO Cadao SULIADOS Datos del Ingreso	-		-			*
		GUITRE Nonderves CONSTINUE ANSIELO COMENT 2011/020 Datos del Ingreso Prace ARC380 Sci 2380 Sci 2380 Sc	HORA	Parkle PLICE PLACA	CODIGOPUCE			
2017-06-20 11:34.56 F4Y183 20111002		NUTRE NORTHE ENSTITUTE ANGELO COMBO CONTACT Datos del Ingreso Naca ARC380 Hola y here 35958 2017-01	HORA 5-20 11:34:55	Parke PUCF PLACA F41983	C0DIG0PUCP 20111002	MA	RTINEZ	PATERNO AP NATERNO RTINEZ ESPINOZA
2017-06-26 11:34.56 F41'163 20111002 2017-06-26 11:35.36 F41'163 20111694	2017-06-26 11:35:35 F4Y163 20111694	GUITRE Notarres Castani Anica O Contani 2011/023 Datos del Ingreso Paca ARC380 Redu ylang S2528 30275/20	HORA 5-20 11:34:55 5-26 11:35:35	Parke PUCF PLACA Fartists	C0DiG0PUCP 20111002 20111694		EZ	ERNO APMATERNO EZ ESPINOZA LEANDRO

9	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	1134,56 1135,35 11,16,45 11,20,35 11,36,55 11,38,31 11,43,2 11,44,32 11,46,42 11,46,42 11,46,31	F4Y183 F4Y183 F4Y183 F4Y183 LIH277 AEJ588 ATW338 CIE870 F8L380 AMA255	20111002 20111694 20111000 20111899 20111003 20111002 20111002 20111002 20111004 20111004	MARTINEZ MEDINA ZANABRIA SOMERD BASILIO MARTINEZ BASILIO MARTINEZ ZANABRIA	ESPINOZA LEANDRO CARMONA VASQUEZ GUERE ESPINOZA ESPINOZA ESPINOZA GUERE DE LA CRUZ CARMONA	LOURDES M. BRINN NICO. EDSON JOEL UUIS ENRIC CRISTINNA. LOURDES M. CRISTIANA. ELILELARIX. ELILELARIX. EDSON JOEL
Datos del alumno	2017-06-27 2017-06-27	11:50:23 11:53:4	B0Y545 C1U176	20111001 20111003	URBAND BASILID	FERMANDEZ GUERE	CRISTINNA_
10 7 Apolitida Patorino Contributo Apolitida Matterneo VASQUEZ Nesetanen LUSI DistriQUE Colligo 2011/059			2	1			

	FECHA	HORA	PLACA	CODIGOPUCP	4P PATERNO	AP MATERNO	NONBRES	
	2017-06-26	11:34:56	F4Y163	20111002	MARTINEZ	ESPINOZA	LOURDES M	
	2017-06-26	11:35:36	F4Y183	20111694	NEDINA	LEANDRO	BRIAN NICO	5
	2017-08-27	11:18:45	F4V163	20111000	ZANIABRIA	CARMONIA	EDBON JOEL	
	2017-06-27	11:20:35	F4Y163	20111859	GOMERO.	VASQUEZ	LUIS ENRIC	
	2017-08-27	11:25:55	LIH277	20111003	BASILIO	GUERE	CRISTIAN A.	
1. 1. 1. 1. 1.	2017-06-27	11.38.31	AEJ588	20111002	MARTINEZ	ESPINOZA	LOURDES M.	
	2017-06-27	11:43:2	ATiv338	20111002	MARTINEZ	ESPINOZA	LOURDES M	
and the second s	2017-08-27	11:44:32	CIE87Q	20111003	BASILIO	GLERE	CRISTIAN A	
	2017-08-27 2017-08-27	11:45:42	F8L380 AMA268	20111004	MARTINEZ ZANABRIA	DE LA CRUZ CARMONA	ELLIEL ARM EDSON JOEL	
100 C	2017-06-27	11:48:31 11:50:23	B0Y545	20111000	URBANO	FERNANDE2	MATHEUS F	
tos del alumno	2017-06-27	11.50.2.5	C1U178	20111003	BASILIO	GUERE	CRISTIANA	- T
8 3		15	X					
3 Apellido Paterno								
3								
3 Apellido Paterno	I					(Ene)		
3 Apeliko Paterno Lutzanio	I					(BIIE)	Res	
3 Apelika Palenna UdbahO Apelika Nakenna PelohanDeZ	H					(BIIE)	ALS NO	
3 Apellido Palerno UMDANO Apellido Motorno relinancez: Membres							and the second	
3 Apellido Palerno UNEANC Apellido Méderno Felhances Mendres Mendres Mendres							Star Vulu	
3 Apellide Palerno UddahO Apellide Molerno Fahrwardzi Mendens Koltheus Fritzin Cadage								
3 Apellide Palerno UMBANC Apellide Molerno FERNANCEZ Mendres Moltreus FRECH Codiges 20111001								
3 Apellido Paterno UMBAND Apellido Miderno Hennanciaz Mendees Mathews Mittin Coldges 20111001								
3 Apelido Paterno UBBAND Apelido Materno PENNANCES Nandres Maitresus PRESIN Caldeo Zussoos Datos del Ingreso								
3 Apelleb Palenio USEANCI Apelleb Moterno Petenancatz Anabes Anabes Altreus Antern Coldina Soutiasos Datas del Ingreso Phana								
3 Apelido Palenio USEANCI Apelido Moderno Pelinancatz Anabes Anabes Anabes Soltatos Datos del Ingreso Palenio							2	
3 Aveilde Palerno USEANC Aveilde Maderno Helsnanczic Palero Antreus Nezzn Caligo Zatisto Datos del Ingreso Palero								
2 Apellido Palerno UREANCI Apellido Maderno Pelenancatz Manderes Manderes Manderes Datos del Ingreso Palero Palero								
3 Apellolo Paterno Luissano Apellolo Molerno Petravacies Nenderes Antrecs Nettor Codigo 2012000 Datos del Ingreso Patero Polatos								

and the second s	FECHA	HORA	FLACA	CODIGOPUCP	AP PATERNO	AP MATERNO	NONBRES	11
	2017-08-28	11:34:58	F4Y163	20111002	MARTINEZ	ESPINOZA	LOURDES M	
	2017-05-26	11:35:38	F4Y163	20111604	MEDINA	LEANDRO	BRIAN MICO	- DA
	2017-05-27	11:16:45	F4V163	20111000	ZAN4ERIA	CARMONA	EDSON JOEL	
100 00	2017-05-27	1120.35	F4Y163	20111859	GOMERO	VASOLIEZ	LUIS ENRIQ	18.
	2017-06-27	11 35 55	LIH277	20111003	BASILIO	GUERE	CRISTIAN A.	12
10 M C	2017-05-27	11,38:31	AEJ588	20111002	MARTINEZ	ESPINOZA	LOURDES M	11
D. man	2017-05-27	11432	ATW338	20111002	MARTINE2	ESPINOZA	LOURDES M	
	2017-05-27 2017-05-27	11 44 32	CIE870 F8L380	20111083	BASILIO MARTINEZ	CUERE DE LA CRUZ	CRISTIAN A.	
	2017-05-27 2017-05-27	11 48.31	AMA268	20111004	ZANABRIA	CARMONA	EDSON JOEL	
	2017-05-27 2017-05-27	11 50 23	801545	20111000	LIREANO	FERNANDEZ	MATHELIS F	11
	2017-05-27	1153.4	C1U176	20111003	BASER	GUERE	CRISTIAN A	1
Datos del alumno	2017-00-27	11524	0.01/6	20131003	BASELU	GODIA:	LINGS IN MY PL	17
.0								
	1.00		-	Sec. 1				
					and the second se			
			A Dara	and the second s	-201			
2 Apellido Fustorno			DE		Culle			
Apellido Paterno	,	-	ae	-	- Marco			
Apellida Paterno GOMERO		(1)			-			
Apellido Paterno					-	VEINER		
Apellido Paterno DOMENO Apellido Meterno	6	e			-	VENEL	in.	
Apellida Paterno GOMERO		ė			-	VEWE	in the	
Apellido Paterno GOMENO Apellido Meterno	6.	-				And	Res.	
Apellido Paterno DCMERCI Apellido Motorno 1083QUEZ Mambros		-	4 - E 2807					
Apellikis Paterno GOMERO Apellikis Moterno Vasquez Mendens Luis Energuez		-						
Apelliko Paterno - COMERO Aurikolo Meterno Vela QUEZ Membres LUIS ENRIQUE Cibligo					***			
Apelikish Paterno DOMERO Apelikish Mederaso Menderas LUSS InVRQUE Cikligo 2011.12859		9						
Apelikish Paterno DOMERO Apelikish Mederaso Menderas LUSS InVRQUE Cikligo 2011.12859								
Apelliko Faterno DOMERIO Apelloka Moderno VASQUEZ Membres LUIS ENRECUE Collipo ZUIIIIES Datos del Ingreso			a (
Apelliko Paterno DOMENO Apelliko Moderno Velaquez Menderes LUIS ENINCLUE Chilgio ZUIISEO Datos del Ingreso Planos							2	
Apelikik Paterno DOMENO Apelikik Moherno UKRQUEZ Membres LUIS ENRIQUE Chilgo ZUIIIES Datos del Ingreso				5				
Apellikis faterno Edmetro Apellikis Mederno Mendres Luis Antecue Chilgo Zuittaso Datos del Ingreso Piene Alfe209								
Apellido Paterno LOMERO Aprilido Meterno VASQUEZ Mendeves LUIS SMARQUE Coldigo 20111050 Datos del Ingreso Plana Ariz 2019 Becha y hora							2	
Apelliko Paterno DOMENO Apelliko Moderno UKRUJUEZ Mendera LUIS ENRECUE CIUISE Datos del Ingreso Pinas MEZOS							2	

8			Parkie PUCP				- 5	
Statement of the local division in the	FECHA	HORA	PLACA	CODIGOPUCP	AP PATERNO	AP.MATERNO	NONBRES	T
	2017-05-25	11:34:55	F4Y103	20111002	MARTINEZ	ESPINOZA	LOURDESN	1
	2017-05-25	11:35:36	F4Y163	20111094	MEDINA.	LEANDRO	BRIAN NICO	h
and the second se	2017-05-27	11:10:45	F4V163	20111000	ZANABRIA	CARMONA	EDSON JOEL	
	2017-05-27	11:20:35	F4Y163	20111858	GOMERO	WASQUEZ	LUIS ENRIQ_	
	2017-05-27 2017-05-27	11 35 55 11 38 31	LIH277 AEJ588	20111003 20111002	BASILIO	GUERE ESPINOZA	CRISTIAN A.	ï
	2017-05-27	11 43:2	ATW338	20111002	MARTINEZ	ESPINOZA	LOURDES M	I
	2017-05-27	11:44:32	GE870	20111003	BASILIO	GUERE.	CRISTIAN A.	I
1 m 1	2017-05-27	11:45:42	F8L380	20111004	MARTINEZ	DE LA CRUZ	ELUEL ARM.	I
- Pro 2	2017-05-27	11:49:31	AMA265	20111000	ZANAERIA	CARMONA	EDSON JOEL	ł
and a state of the	2017-05-27 2017-05-27	11:50:23	B01545 C1U175	20111001 20111003	URBANO	FERNANDEZ GUERE	CRISTIAN A	ĉ,
Datos del alumno								1
ø								
			602 M	and the second second	Total I			
Apellido Paternó		-	1000		ALCONT DUCK			
BASEJO	the state of the s		- AD					
	the state and	-	15852	-				
Apelliko Materno	the second	C.			State of the local division of the local div	THEFT	bit	
GUERE		1000						
	1000	_	_	-		L 31	- 11	
Mortheas	and and a second						100	
CRBTIAN ANGELO	1000						ALC: NO	
Cidigo:	1000	-			1.00	Kir-	10	
20111003		1000	-			- Long		
Datos del Ingreso	-							
Place	1000 m				and the	n	~	
And an owner of the local division of the lo								
The second se								
AH2122								
						2 V	/	
AH2122 Inchaybora						FMVN	2	
						Emyr	N.	
Secha phora 9:12:24						acceso	1	
. Oncha y hora						acceso		
hichay hora 9:2224 -2017/0/28				1.01		acceso		
Becha y hora 9 11:24 2017/6/28	7 1		Parkie PUCP			acceso		
Bethsykses 911:24 2017/6/28	FECHA	HORA	_		AP PATERINO	acceso		
Bethsykses 911:24 2017/6/28	FECHA 2017-05-25	HORA 113456	Parkje PUCP PLACA F4Y103	CODIGOPUCP 20111002	MARTINEZ	AP MATERNO ESPINOZA	NOMBRES LOURDES N	
Bethsykses 911:24 2017/6/28	FECHA 2017-05-25 2017-05-25	HORA 11:34:56 11:35:36	Parkje PUCP PLACA F4Y103 F4Y103	CODISOPUCP 20111002 20111694	MARTINEZ MEDINA	AP MATERNO ESPINOZA LEANDRO	NOMBRES LOURDES N BRIAN NICO	
Bethsykses 911:24 2017/6/28	FECHA 2017-05-25 2017-05-25 2017-05-27	HORA 11:34:56 11:35:36 11:16:45	Parkie PUCP PLACA. F4Y103 F4Y103 F4Y103	CODIGOPUCP 20111002 20111694 20111000	MARTINEZ MEDINA ZANABRIA	AP MATERNO ESPINORO LEANDRO CARNONA	NOMBRES LOURDES M BRIAN NICO EDSON JOEL	
Bethsykses 911:24 2017/6/28	FECHA 2017-05-25 2017-05-25 2017-05-27 2017-05-27	HORA 1134.56 1135.36 11.16.45 1120.35	Parkie PUCP PLACA. F4Y103 F4Y103 F4V103 F4V103 F4Y103	CODIGOPUCP 20111002 20111094 20111090 20111859	MARTINEZ MEDINA ZANAERIA GOMERO	AP MATERNO ESPINOZA LEANDRO CARNONA VASOUEZ	NOMBRES LOURDES M BRIAN MCO EDSON JOEL LUIS ENRIQ	
Bethsykses 911:24 2017/6/28	FECHA 2017-06-25 2017-06-25 2017-06-27 2017-06-27 2017-06-27	HORA 11:34:56 11:35:36 11:16:45 11:20:35 11:20:35	Parkie PUCP PLACA. F4Y103 F4Y103 F4Y103 F4Y103 LH277	CODIGOPUCP 20111092 20111694 20111694 20111899 20111899 20111003	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO	AP MATERNO ESPINOZA LEANDRO CARNONA VASOUEZ GUERE	NOMBRES LOURDES N BRIAN MCO EDSON JOEL LUIS ENRIQ CRISTIAN A.	
Bethsykses 911:24 2017/6/28	FECHA 2017-05-25 2017-05-25 2017-05-27 2017-05-27	HORA 1134.56 1135.36 11.16.45 1120.35	Parkie PUCP PLACA. F4Y103 F4Y103 F4V103 F4V103 F4Y103	CODIGOPUCP 20111002 20111094 20111090 20111859	MARTINEZ MEDINA ZANAERIA GOMERO	AP MATERNO ESPINOZA LEANDRO CARNONA VASOUEZ	NOMBRES LOURDES M BRIAN MCO EDSON JOEL LUIS ENRIQ	
Bethsykses 911:24 2017/6/28	FECHA 2017-06-28 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27	HORA 11:34:56 11:35:36 11:19:45 11:20:36 11:35:55 11:35:55 11:35:31	Parkie PUCP PLACA F4Y103 F4Y103 F4Y103 F4Y103 F4Y103 LUH277 AEJ588	20111002 20111002 20111094 20111094 20111859 20111859 20111002	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ	AP MATERNO ESPINOZA LEANDRO CARINONA WSOUEZ GUERE ESPINOZA	NONBRES LOURDES M BRIAN MCO EDSON JOEL LUIS ENRIQ CRISTIAN A. LOURDES M	
Nucha y hora 9/12/24 2017/07/28	FECH4 2017-06-28 2017-06-28 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	HORA 113436 113536 113635 113635 113831 11432 114432 114432	Parkie PUCP PLACA, F4Y103 F4Y103 F4Y103 F4Y103 UH277 AEJ508 ATNV338 CIE870 F8L300	CODISOPUCP 20111094 20111094 20111090 20111090 20111000 20111002 20111002 20111002 20111003 20111004	NARTINEZ NEDINA ZANAERIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ	AP MATERNIO ESPINIOZA LEANDRO CARNICHA VISOUEZ GUERE ESPINIOZA ESPINIOZA GUERE DE LA CRUZ	NOMBRES LOURDES M BRIAN MICO EDSON JOEL LUIS ENADL CRISTIAN A. LOURDES M LOURDES M CRISTIAN A. ELLIEL ARM.	
Bethsykses 911:24 2017/6/28	FECHA 2017-05-25 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27	HOBA 11 3456 11 3536 11 1945 11 2035 11 3635 11 3631 11 432 11 4432 11 4432 11 4642 11 4642	Parkie PUCP PLACA. F4Y103 F4Y103 F4Y103 F4Y103 LH277 AE1505 ATW338 CFE870 F8L300 AM205	CODIGOPUCP 20111002 20111094 20111094 20111090 20111003 20111002 20111002 20111002 20111004 20111004	NARTINEZ NEDINA ZANAERIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ ZANAERIA	AP MATERNO ESPINOZA LEANDRO CARINONA WSQUEZ ESPINOZA GUERE ESPINOZA GUERE CE LA CRUZ CARINONA	NOMBRES LOURDES M BRIAN MCO EDSON JOEL LUIS ENRIQ CRISTIAN A. LOURDES M CRISTIAN A. ELUEL ARM. EDSON JOEL	
Beeba y kora 1932-24 2037/6/28	FECHA 2017-05-26 2017-05-26 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27	HORA 11:34:56 11:35:36 11:16:45 11:20:36 11:38:31 11:44:32 11:44:32 11:44:32 11:46:42 11:46:42	Parkie PUCP PLACA F4Y103 F4Y103 F4Y10 F4Y103 F4Y103 F4Y103 F4Y103 F4Y103 F4Y103 F4Y103 F4	CODIGOPUCP 20111002 20111084 20111084 20111080 20111082 20111002 20111002 20111002 20111003 20111004 20111004	MARTINEZ MEDINA ZANAERIA GOMERO BASILO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANAERIA URBANO	AP MATERNIO ESPINICZA LEANDRO CARDIONA WSOUEZ GUERE ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA	NOMBRES LOURDES M. BRIAN NOCI- EDSON JOEL LUIS ENRIQ. CRISTIAN A. LOURDES M. CRISTIAN A. ELLEL ARM. EDSON JOEL MATHEUS F.	1.
Internary Horse 1922 - 2023 1922 - 2023 1920 1920 1920 1920 1920 1920 1920 1920	FECHA 2017-05-25 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27	HOBA 11 3456 11 3536 11 1945 11 2035 11 3635 11 3631 11 432 11 4432 11 4432 11 4642 11 4642	Parkie PUCP PLACA. F4Y103 F4Y103 F4Y103 F4Y103 LH277 AE1505 ATW338 CFE870 F8L300 AM205	CODIGOPUCP 20111002 20111094 20111094 20111090 20111003 20111002 20111002 20111002 20111004 20111004	NARTINEZ NEDINA ZANAERIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ ZANAERIA	AP MATERNO ESPINOZA LEANDRO CARINONA WSQUEZ ESPINOZA GUERE ESPINOZA GUERE CE LA CRUZ CARINONA	NOMBRES LOURDES M BRIAN MCO EDSON JOEL LUIS ENRIQ CRISTIAN A. LOURDES M CRISTIAN A. ELUEL ARM. EDSON JOEL	
Internary Horse 1922 - 2023 1922 - 2023 1920 1920 1920 1920 1920 1920 1920 1920	FECHA 2017-05-26 2017-05-26 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27	HORA 11:34:56 11:35:36 11:16:45 11:20:36 11:38:31 11:44:32 11:44:32 11:44:32 11:46:42 11:46:42	Parkie PUCP PLACA F4Y103 F4Y103 F4Y10 F4Y103 F4Y103 F4Y103 F4Y103 F4Y103 F4Y103 F4Y103 F4	CODIGOPUCP 20111002 20111084 20111084 20111080 20111082 20111002 20111002 20111002 20111003 20111004 20111004	MARTINEZ MEDINA ZANAERIA GOMERO BASILO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANAERIA URBANO	AP MATERNIO ESPINICZA LEANDRO CARDIONA WSOUEZ GUERE ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA	NOMBRES LOURDES M. BRIAN NOCI- EDSON JOEL LUIS ENRIQ. CRISTIAN A. LOURDES M. CRISTIAN A. ELLEL ARM. EDSON JOEL MATHEUS F.	1.
Incharybors 1912 24 2013/19/20	FECHA 2017-05-26 2017-05-26 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27	HORA 11:34:56 11:35:36 11:16:45 11:20:36 11:38:31 11:44:32 11:44:32 11:44:32 11:46:42 11:46:42	Parkie PUCP PLACA F4Y103 F4Y103 F4Y10 F4Y103 F4Y103 F4Y103 F4Y103 F4Y103 F4Y103 F4Y103 F4	CODIGOPUCP 20111002 20111084 20111084 20111080 20111082 20111002 20111002 20111002 20111003 20111004 20111004	MARTINEZ MEDINA ZANAERIA GOMERO BASILO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANAERIA URBANO	AP MATERNIO ESPINICZA LEANDRO CARDIONA WSOUEZ GUERE ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA	NOMBRES LOURDES M. BRIAN NOCI- EDSON JOEL LUIS ENRIQ. CRISTIAN A. LOURDES M. CRISTIAN A. ELLEL ARM. EDSON JOEL MATHEUS F.	1.
Inthe prices 12 232 2017/14/20 2017/14/20 20 20 20 20 20 20 20 20 20	FECHA 2017-05-26 2017-05-26 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27	HORA 11:34:56 11:35:36 11:16:45 11:20:36 11:38:31 11:44:32 11:44:32 11:44:32 11:46:42 11:46:42	Parkie PUCP PLACA F4Y103 F4Y103 F4Y10 F4Y103 F4Y103 F4Y103 F4Y103 F4Y103 F4Y103 F4Y103 F4	CODIGOPUCP 20111002 20111084 20111084 20111080 20111082 20111002 20111002 20111002 20111003 20111004 20111004	MARTINEZ MEDINA ZANAERIA GOMERO BASILO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANAERIA URBANO	AP MATERNIO ESPINICZA LEANDRO CARDIONA WSOUEZ GUERE ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA	NOMBRES LOURDES M. BRIAN NOCI- EDSON JOEL LUIS ENRIQ. CRISTIAN A. LOURDES M. CRISTIAN A. ELLEL ARM. EDSON JOEL MATHEUS F.	1.
Instaryhora 1912 - 20 2017/9/20 20 20 20 20 20 20 20 20 20 20 20 20 2	FECHA 2017-05-26 2017-05-26 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27	HORA 11:34:56 11:35:36 11:16:45 11:20:36 11:38:31 11:44:32 11:44:32 11:44:32 11:46:42 11:46:42	Parkie PUCP PLACA F4Y103 F4Y103 F4Y10 F4Y103 F4Y103 F4Y103 F4Y103 F4Y103 F4Y103 F4Y103 F4	CODIGOPUCP 20111002 20111084 20111084 20111080 20111082 20111002 20111002 20111002 20111003 20111004 20111004	MARTINEZ MEDINA ZANAERIA GOMERO BASILO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANAERIA URBANO	AP MATERNIO ESPINICZA LEANDRO CARDIONA WSOUEZ GUERE ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA	NOMBRES LOURDES M. BRIAN NOCI- EDSON JOEL LUIS ENRIQ. CRISTIAN A. LOURDES M. CRISTIAN A. ELLEL ARM. EDSON JOEL MATHEUS F.	
Inthe yrbors 122.24 2027/6/28 2027/6/28 2027/6/28 2027/6/28 202 202 202 202 202 202 202 2	FECHA 2017-05-26 2017-05-26 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27	HORA 11:34:60 11:25:26 11:30:25 11:38:31 11:43:2 11:43:2 11:45:42 11:45:42 11:45:42 11:45:42 11:45:43 11:53:4	Parkie PUCP PLACA F4Y103 F4Y103 F4Y10 F4Y103 F4Y103 F4Y103 F4Y103 F4Y103 F4Y103 F4Y103 F4	CODIGOPUCP 20111002 20111084 20111084 20111080 20111082 20111002 20111002 20111002 20111003 20111004 20111004	MARTINEZ MEDINA ZANAERIA GOMERO BASILO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANAERIA URBANO	AP MATERNIO ESPINICZA LEANDRO CARDIONA WSOUEZ GUERE ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA	NOMBRES LOURDES M. BRIAN NOCI- EDSON JOEL LUIS ENRIQ. CRISTIAN A. LOURDES M. CRISTIAN A. ELLEL ARM. EDSON JOEL MATHEUS F.	
Instaurbez 1922/8 2022/8/20	FECHA 2017-05-26 2017-05-26 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27	HORA 11:34:60 11:25:26 11:30:25 11:38:31 11:43:2 11:43:2 11:45:42 11:45:42 11:45:42 11:45:42 11:45:43 11:53:4	Parkle PUCP PLACA E4/103 E4	CODIGOPUCP 20111002 20111084 20111084 20111080 20111082 20111002 20111002 20111002 20111003 20111004 20111004	MARTINEZ MEDINA ZANAERIA GOMERO BASILO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANAERIA URBANO	AP MATERNIO ESPINICZA LEANDRO CARDIONA WSOUEZ GUERE ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA	NOMBRES LOURDES M. BRIAN NOCI- EDSON JOEL LUIS ENRIQ. CRISTIAN A. LOURDES M. CRISTIAN A. ELLEL ARM. EDSON JOEL MATHEUS F.	1.
Inether y-hors. 1922-24 2012/16/20	FECHA 2017-05-26 2017-05-26 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27	HORA 11:34:60 11:25:26 11:30:25 11:38:31 11:43:2 11:43:2 11:45:42 11:45:42 11:45:42 11:45:42 11:45:43 11:53:4	Parkle PUCP PLACA E4/103 E4	CODIGOPUCP 20111002 20111084 20111084 20111080 20111082 20111002 20111002 20111002 20111003 20111004 20111004	MARTINEZ MEDINA ZANAERIA GOMERO BASILO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANAERIA URBANO	AP MATERNIO ESPINICZA LEANDRO CARDIONA WSOUEZ GUERE ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA	NOMBRES LOURDES M. BRIAN NOCI- EDSON JOEL LUIS ENRIQ. CRISTIAN A. LOURDES M. CRISTIAN A. ELLEL ARM. EDSON JOEL MATHEUS F.	1.

.

Datos del Ingreso

9.12.38 3017%

Tesis publicada con autorización del autor No olvide citar esta tesis

		HORA	PLACA.	CODIGOPUCE	AD DATED IN	AP MATERNO	MONDER	
	FECHA 2017-06-26	11:34:50	F4Y163	20111002	MARTINEZ	ESPINOZA	LOURDES M.	ñ
	2017-06-26	11:35:38	F4Y163	20111684	NEDINA	LEANDRO	BRIAN NICO	
100	2017-06-27	11:16:45	F4V163	20111000	ZANABRIA	CARMONA.	EDSON JOEL	
	2017-06-27	11:20.35	F4Y163	20111859	COMERO	VASQUEZ.	LUIS ENRIQ.	
	2017-06-27	11:35:55	LIH277	20111003	BASILIO	QUERE	CRISTIAN A	
	2017-06-27	11:38:31	AE.(088	20111002	MARTINEZ	ESPINOZA	LOURDES M.	
	2017-06-27	11:43.2	ATW338	20111002	MARTINEZ	ESPINOZA	LOURDES M.	
	2017-06-27	11:44:32	CIE870	20111003	BASILIO	GUERE	CRISTIAN A.	
	2017-06-27 2017-06-27	11:45:42	F8L380 AMA256	20111004 20111000	MARTINEZ ZANABRIA	DELA CRUZ CARMONA	ELLIEL ARM. EDSON JOEL	
	2017-06-27	11:50:23	B0Y545	20111001	URBANO	FERNANDEZ	MATHEUS F	
Datos del alumno	2017-06-27	11:53.4	C1U176	20111003	BASILIO	GUERE	CRISTIAN A.	
10 4 Aperlikko Potersso Assatzmacz	N.							
4 Aperilido Paterno								
4 Aperilidio Paterso. Halattinez Apelidio Materno ESPINOZA Nonterse Columbos Mill Agenos Columbos Datos del Ingreso Paisa Datos del Ingreso Paisa								
4 Aperilida Palerito Kalattiko: Apelida Matarino Esisinoizi Columbes Malacitos Caligo Talicozi Datos del Ingreso Palaci Palaci								

	FECHA	HORA	PLACA	CODIGOPUCP	AP PATERNO	AP MATERNO	NOMERES	
	2017-06-20	11:34:55	F41163	20111002	MARTINEZ	ESPINOZA	LOURDES M.	
	2017-06-26	11:35:38	F41153	20111694	MEDINA	LEANDRO	BRIAN NICO.	3
	2017-06-27	11:16:45	F4V/163	20111000	ZANABRIA	CARMONA	EDSON JOEL	
	2017-06-27	11:20:35	F41163	20111859	GOMERO	VASQUEZ	LUIS ENRIQ	-12
and the second	2017-06-27	11:35:55	L9H277	29111003	BASILIO	GUERE	CRISTIANA.	1
1. 14	2017-06-27	11:38:31	AEJ588	20111002	MARTINEZ	ESPINOZA	LOURDESM	
	2017-06-27	11.43.2	ATW338	20111002	WARTINEZ	ESPINOZA	LOURDES M.	
	2017-06-27	11:44:32	CIE87Q	20111003	BASILIO	GUERE	CRISTIAN A_	
	2017-06-27	11:45.42	F8L380	20111004	MARTINEZ	DELACRUZ	ELLIEL ARM	
	2017-06-27	11:48:31	A88A256	20111000	ZANABRIA	CARMONA	EDSON JOEL	
	2017-06-27	11:50:23	B0Y545	20111001	URBANO	FERMANDEZ	MATHELISF_	A
Datos del alumno	2017-06-27	11:53.4	C1U176	20511003	BASILIO	GUERE	CRISTIAN A_	
5 Aperilido Paterno	1993			P -	4-			
				Z				

and the second sec	FECHA	HORA	PLACA	CODIGOPUCP	AD DATEDNO	AP MATERNO	NOWBRES	1
	2017-06-26	11:34.56	F4Y163	20111002	MARTINEZ	ESPINOZA	LOURDESN	-
	2017-06-26	11:34:00	F4Y163	20111002	MEDINA	LEANDRO	BRIAN MCO	15
	2017-06-27	11:16:45	F4V163	20111000	ZANAERIA	CARMONA	EDSON JOEL	
	2017-06-27	11:20:35	F4Y163	20111859	GOMERO	VASQUEZ	LUIS ENRIQ	
	2017-06-27	11:35:55	LH277	20111003	BASILIO	QUERE	CRISTIAN A	1
	2017-06-27	113831	AEJ588	20111002	MARTINEZ	ESPINOZA	LOURDES M.	1
	2017-05-27	11,432	ATW338	20111002	MARTINEZ	ESPINOZA	LOURDESM	
	2017-06-27	11:44:32	CIE67Q	20111003	BASEJO	GUERE	CRISTIAN A	
	2017-05-27	11:46:42	F8L380	20111004	MARTINEZ	DE LA CRUZ	ELLIEL ARM	т
	2017-06-27	11:48:31	AMA266	20111000	ZANAERIA	CARMONA	EDSON JOEL	
and the second sec	2017-06-27	11:50:23	B0Y545	20111001	URBANC	FERNANDEZ	MATHEUS F.	1
Datos del alumno	2017-05-27	11:53.4	C1U175	20111003	BASILIO	QUERE	CRISTIAN A.	1.
LINDANO	T JERON L		- @	Con the second	100	VENEA		
URBANO Apolitiko Materino PEENANDIET Neontiros Mattieus FREEN Coligon Zold Scott Datos del Ingreso				1				
Apoliak Materina Petriwaka/27 Naontires Mattieus Patton Cadgan 2013/2014 Datos del Ingreso Pauca				1				
Agerlike Materina Petriva Malaz Mantievis Segan Cadgaa 2015 Soni Datos del Ingreso Piaca R03/078							3	
Agerliek Materina Petrivakület Mantievis Addresis Setstan Datos del Ingreso Piaca				1	-		2	
Agerlike Materina Petriva Malaz Mantievis Segan Cadgaa 2015 Soni Datos del Ingreso Piaca R03/078							2	
Agerlike Materina Provenciar Mantievis Mattievis Pattison Datos del Ingreso Pauce Pauce Rovora Rodu y Rena Rodu y Rena							3	
Ageriliek Materina Pronowich Mantievis Anti-Bevis Fattor Codiga 2015.000 Datos del Ingreso Prance Rowora Rowora Rowora						acceso	2	
Agerlike Materina Provenciar Mantievis Mattievis Pattison Datos del Ingreso Pauce Pauce Rovora Rodu y Rena Rodu y Rena						ACCESO -		

and the second s	FECHA	HORA	PLACA	CODIGOPUCP	AP PATERNO	AP.MATERNO	NOMBRES	1
	2017-06-25	11:34:56	F4Y163	20111002	MARTINEZ.	ESPINOZA	LOURDESN	
	2017-05-20	11:35:36	F4Y163	20111094	MEDINA	LEANDRO	BRIAN NICO	The second
and the second se	2017-06-27	11.16:45	F4V163	20111000	ZANABRIA	CARINONA	EDSON JOEL	
	2017-05-27	11:20:35	F4Y163	20111859	GOMERO	WASOUEZ.	LUIS ENRIQ	10
the second second	2017-05-27	11:35:55	LIH277	20111003	BASILIO	GUERE	CRISTIAN A.	1
1.0	2017-06-27	11/38:31	AEJ588	20111002	MARTINEZ	ESPINOZA	LOURDESM	
	2017-00-27	11:43:2	ATW338	20111002	MARTINEZ	ESPINOZA	LOURDES M	
	2017-05-27 2017-05-27	11:44:32	CIE870 F8L380	20111003 20111004	BASILIC	DE LA CRUZ	CRISTIAN A	
	2017-05-27	11.45.42	AMA265	20111004	ZANABRIA	CARMONA	EDSON JOEL	
	2017-05-27	11:59:23	B01545	20111000	URBANC	FERNANDEZ	MATHEUS F_	
	2017-05-27	11:53:4	C1U175	20111003	BASILIO	GUERE	CRISTIAN A	61 H
Datos del alumno	2011/09/27	12.52.9	CIONS	20131005	Brailing	DODAL.	CROSINGER	
<i>a</i> .	the second second				_			
	Mon Man	a. 10.		AND THE	Terror La			
and the second second	100	SAL		PER Lan	EAL			
Apellido Reterno	-	-		100	1			
BASE NO		C. MARKET			h			
Apellido Misterno		-	8+ 100	-		VEWER	08.0	
aver	- 0-			- 1	-			
Nonbree		1000					- N	
CRISTIANANGRIO		-	_		2		No.	
						1.4	A COLORADO	
Cidgo 20111002	-							
Datos del Ingreso						n		
Place	-					11	-	
Paca					_		1	
AHH182								
AHH182 Fedday fora						Terroral	10	
						Trays	2	
techa y hora						acceso	15	

VECHA HORA CCOUGEPUCE VP ANERRO NAMERRO VIENDA VIENDA FUENA LEPUAC CCOUGEPUCE VIENDA LEPUAC CUENES M. BRANNICO. VIENDA VIENDA LEPUAC CENTRA LEPUAC CENTRA LEPUAC CUENES M. BRANNICO. UNRERS		- Training	Linna	-	Comparison and	in minutes in	Lon submersion	Linumenter	
2017-06-20 1130.38 F-4YK50 20111064 LEA/LORD BRAIN NUCL. 2017-06-27 1110.48 F-4YK50 20111064 ZAWARKA LEA/LORD BRAIN NUCL. 2017-06-27 1110.48 F-4YK50 20111002 MARTINE LEA/LORD BURKD USDRUCZ 2017-06-27 1110.48 F-4YK50 20111002 MARTINE ESPIN.02L LUKESBAL 2017-06-27 1130.55 F-4YK50 20111002 MARTINE ESPIN.02L LUKESBAL 2017-06-27 1143.21 ALS58 20111002 MARTINE ESPIN.02L LUKESBAL 2017-06-27 1143.22 CEBTQ 20111002 MARTINE ESPIN.02L CURESBAL 2017-06-27 1143.22 CEBTQ 20111002 MARTINE ESPIN.02L CURESBAL 2017-06-27 1143.22 CEBTQ 20111001 MREINO CERSTMALA CURESBAL 2017-06-27 1143.42 FBL38.01 20111001 URBIND CARNARK CORNERA MINHELSF EURISD EDEN.01 DELERE CRISTMALA CURESBAL MINHELSF EURISD		FECHA	HORA	PLACA			AP MATERNO	NOMERES	
2017-66-27 2017-									1
2017-06-27 1120-36 F-4Y149 29117898 GOURED WASULOZ CUERED VASULAZ 2017-06-27 1133-05 LH-277 29117002 MARTINEZ ESFINOZA CUERED VASULAZ CHISTMA A. 2017-06-27 1133-05 LH-277 29117002 MARTINEZ ESFINOZA CUERES M.									
2017-66-27 1139:95 L.H297 29111033 B48100 OUCHER COURSE M 2017-66-27 1139:95 L.H297 29111033 B48100 OUCHER COURSE M 2017-66-27 11432 AFW38 29111002 WARTINEZ ESPIND2A COURSE M OUCHERS M									
Datas del alumno 201746-27 113831 A&IB88 20111002 MARTNEZ ESPINOZA COURDES M. Datas del alumno 201746-27 114432 CIENTO MARTNEZ ESPINOZA COURDES M. COURDES M. Datas del alumno 201746-27 114432 CIENTO MARTNEZ CIENTO MARTNEZ CIENTO CIENTO MARTNEZ CIENTO CIE	100 100								2 B
2017-66-27 114.822 CH370-02 MHR1002 BKR100 BKR100 DELA ORIUZ ELEMAN 2017-66-27 114.822 CH3710-21 SMR100 MKR100 DELA ORIUZ ELEMAN DELA ORIUZ ELEMAN DELA ORIUZ ELEMAN DELA ORIUZ ELEMAN ELEMAN DELA ORIUZ DELA ORIUZ ELEMAN DELA ORIUZ ELEMAN DELA ORIUZ ELEMAN DELA ORIUZ ELEMAN DELA ORIUZ DELA ORIUZ DELA ORIUZ DELA ORIUZ DELA ORIUZ DELA ORIUZ									
Catos del alumno 2017.46.27 114.432 CEEBTO 20111003 BMRINDO GUE AC RULZ CRAMINA Datos del alumno 2017.46.27 114.831 AMA256 20111009 ZAMARRA CHE AC RULZ CARMONA ELLEL ARIL EDE AC RULZ CARMONA ELLEL ARIL EDE AC RULZ CARMONA ELLEL ARIL EDE AC RULZ CARMONA MARTINEZ CARMONA EDE AC RULZ CARMONA MARTINEZ CARMONA EDE AC RULZ CARMONA EDE AC RULZ CARMONA MARTINEZ CARMONA MARTINEZ CARMONA EDE AC RULZ CARMONA MARTINEZ CARMONA CARMONA <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>									
Autos del alumno 2017 46-27 1146 42 FR.380 2011 100.3 MARTINEZ OFLA CRUZ ELLARIZ Natos del alumno 2017 46-27 1149 14 MARSO 2011 100.3 MARTINEZ OFLA CRUZ ELLARIZ EDELA DRUZ ELLARIZ EDELA DRUZ ELLARIZ ELLARIZ EDELA DRUZ EDELA DRUZ EDELA DRUZ ELLARIZ EDELA DRUZ ELLARIZ EDELA DRUZ ELLARIZ EDELA DRUZ EDELARIZ EDELA DRUZ EDELA DRUZ EDELA DRUZ EDELARIZ									
2017-06-27 11:50:23 BINS45 20111011 URB/HO FER/HADEZ MITHEUS F Image: Constraint A Image: Constrea Image: Constraint A		2017-06-27	11:46.42	F8L380	20111004	MARTINEZ	DELACRUZ		
Autos del alumno 2017 60:27 11:53.4 C19/170 2011003 BASILIO GLERE CRISTIMA A P Ro Apolda Paterso Martineo Esendoza Esen	And in case of the local division of the loc	2017-06-27	11:48:31	A884266	20111000	ZANABRIA	CARMONA	EDSON JOEL	
Actos del alumno			11:50:23		20111001				
A A velda Parris: Austria Austria Austria Austria Austria Banda Condes inducanos Condes Datas del Ingreso Pares	and and a find a second	2017/06/27	11:53.4	C10/176	20111003	BASILIO	GUERE	CRISTIANA_	1
	Apellido Paterno	PART	Nar.	Men 2	1	10			
	ApolitabeMaterna ESPINOZA Novelaren LOURIDES MELAGROS Contan BOLINAR Datos del Ingreso Piaca				No.	-	*	3	
P3421	Apolidon Materno ESFNICZA Nexediren ICURIDES MELAGROS Contao SIDI XARP Datos del Ingreso Panca IET223 Media y Kora					-		2	
atceso	Apolidokatorno ESIPINOZA Nondros LOURIDENEL MARROS Cadao BOLINAR Datos del Ingreso Paca MET223 India y Inaria ROMAN					-			
ppezzi gotzielan	Apolidokatorno ESINICZA Nondros LOURDES NALAGROS Cadao SOLINAR Datos del Ingreso Placa MET223 India y hara B2422			3		4			
2017/6/2H	Apolidadatarna ESINGZA Netaline UCHIOSTALAGROS Calago 3011002 Data del Ingreso Para RET223 Reda y Inera 12322 Reda y Inera		12	_					
20176-201	Apolida Materna ESRNICZA Nembrer UCMINDES MALAGROS Cadeo BOLLAGO DOLLAGO DOLLAGO DOLLAGO Parce FETEZS Techa y Inera 1924.25 2017/6/201		12 0 2 3 8 8	_					
20276-28	Acelide Materna ESPINICZA Norderer LOVINICS MA AGROS Cadeo 2011/027 Dateo Marca MET223 Roda y Ione 12423 Roda y Ione	FECHA	HORA	Parkie PUCP PLACA	CODIGOPUCP	AP.PATERNO	AP NATERNO	NOVERES	

1	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	113456 113636 111645 112035 113655 113831 11432 114432 114642	F4Y183 F4Y183 F4Y183 F4Y183 LIH277 AEJ088 ATW338 CHERTQ F8L380	20111002 20111694 20111609 20111809 20111803 20111802 20111802 20111802 20111803 20111804	MARTINEZ MEDINA ZMIMBRIA GOMERO BASILIO MARTINEZ BASILIO WARTINEZ	ESPINOZA LEANDRO CARMONA VASQUEZ GUERE ESPINOZA ESPINOZA GUERE DE LA CRUZ	LOURDES M. BRIAN NICO. EDSON JOEL LUIS ENRIQ. CRISTIAN A. LOURDES M. CRISTIAN A. ELLIEL ARM	1.
Datos del alumno	2017-06-27 2017-06-27 2017-06-27	11.48.31 11.50.23 11.53.4	AMA266 B0Y545 C10176	20111000 20111001 20111003	ZANABRIA URBANO BASILIO	CARMONA FERNANDEZ GLIERE	EDSON JOEL MATHEUS F CRISTIAN A	-
AD A positive addition A positive Ruberneo COMERC A positive Ruberneo VASQUEZ Neonitres LOB EVAQUE Caligo SELLEOS Datos del Ingreso Fines Fines Posto Posto 2021			-			*		

4			Parkie PUCP				
The second s	FECHA	HORA	PLACA	CODISOPUCP	AP.PATERNO	AP.MATERNO	NOVERES
	2017-06-20	11:34:00	F4Y163	20111002	MARTINEZ	ESPINOZA	LOURDES M.
	2017-06-20	11:35:35	F4Y163	20111694	NEDINA	LEANDRO	BRIAN NICO.
and the second se	2017-06-27	11:10:45	F4V153	20111000	ZANABRIA	CARMONA	EDSON JOEL
	2017-06-27	11:20:35	F4Y163	20111859	GOMERD	VASQUEZ	LUIS ENRIQ
	2017-06-27 2017-06-27	11:35:55	LIH277 AEJ588	20111003 20111002	BASILIO	GUERE ESPINOZA	CRISTIAN A. LOURDES M.
	2017-06-27	11:43.2	ATIV338	20111002	MARTINEZ	ESPINOZA	LOURDES M_
	2017-06-27	11:44:32	CIE87Q	20111003	BASILIO	GUERE	CRISTIAN A.
	2017-05-27	11:40:42	F8L380	20111034	MARTINEZ	DELACRUZ	ELLIEL ARM
and the second s	2017-06-27	11:48:31	ANA255	20111000	ZANABRIA	CARMONA	EDGON JOEL
	2017-06-27 2017-06-27	11:50:23 11:53:4	B0Y545 C1U170	20111001 20111003	BASILIO	GUERE	CRISTIAN A
Datos del alumno							
Ø							
	Contraction of the second		-	THE R. L.			
A STATE AND A STATE OF		A Ke			1		
Apellido Patisono	and the second division of			Call and	And in case		
BASEAD	and the second second	(4) E			Contraction of the local division of the loc		
Aperilialo Materino		100	Battana		0		100 m
	and the second s	20.0	副部	B			
GLIERE			-				
Nonbrec	1	-		-	5	4	T V
CRISTIANANGELO	Carlos and			No.	7		NE.
Cideo	100					A V	
20111007	No.			-	5		
	1000				-	-	
Datos del Ingreso	1 Contraction				-		
Place						na	1
C1U544						1 - 1 -	1
the second se							
fecha y hora						TITUTAL	
9.75-20						COLUMN STREET	
						RCCBSG	
2017/6/28							
				1.04			
			1.00	INC/			
4			Parkie PUCI				10
	FECHA	HORA	_		AP PATERNO	AP MATERNO	NOMERES
	2	H084	Parkie PUKI		AP PATERNO MARTINEZ	AP MATERNO ESPINOZA	NONERES LOURDES M
	FECH4. 2017-06-20 2017-06-25	11:34:55	Parkie PUCF PLACA F4Y163 F4Y163	CODIGOPUCP 20111002 20111694	MARTINEZ MEDINA	ESPINOZA LEANDRO	BRIAN NICO
	FECHA 2017-05-26 2017-05-26 2017-05-27	11:34:55 11:38:36 11:10:45	Parkie PUCF PLACA F4Y163 F4Y163 F4Y163	CODIGOPUCP 20111002 20111094 20111000	MARTINEZ MEDINA ZAMABRIA	ESPINOZA LEANDRO CARMONA	ERIAN NICO
	FECHA 2017-06-20 2017-06-20 2017-06-27 2017-06-27	11:34:55 11:30:35 11:10:45 11:20:35	Parkie PUCT PLACA F4Y163 F4Y163 F4Y163 F4Y163	C00660PUCP 20111002 20111694 20111000 20111608	MARTINEZ MEDINA ZAMABRIA GOMERO	ESPINOZA LEANDRO CARMONA VASQUEZ	LOURDES M. BRIAN NICO. EDSON JOEL LUIS ENRIQ
	FECHA. 2017-05-20 2017-05-20 2017-05-27 2017-05-27 2017-05-27 2017-05-27	11:34:56 11:38:36 11:10:45 11:20:35 11:20:35	Parkie PUCT PLACA F4Y163 F4Y163 F4Y163 F4Y163 LUH277	CODIGOPUCP 20111002 20111094 20111094 20111000 20111003	MARTINEZ MEDINA ZANABRIA BOMERO BASILIO	ESPINOZA LEANDRO CARMONA VASQUEZ GUERE	LOURDES M. BRIAN NICO. EDSON JOEL LUIS ENRIQ CRISTIAN A.
	FECHA 2017-00-20 2017-00-27 2017-00-27 2017-00-27 2017-00-27 2017-00-27	11:34:56 11:30:36 11:10:45 14:20:36 11:30:55 11:30:55 11:38:31	Parkie PUCF PLACA F4Y163 F4Y163 F4Y163 F4Y163 UH277 AEJ688	20111002 20111002 20111094 20111090 20111098 20111003 20111002	MARTINEZ MEDINA ZAMABRIA GOMERO BASILIO MARTINEZ	ESPINOZA LEANDRO CARWONA VASQUEZ GUERE ESPINOZA	LOURDES M. BRAN NICO. EDSON JOEL LUIS ENRIQ. CRISTIAN A. LOURDES M.
	FECH4. 2017-06-20 2017-06-20 2017-06-20 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:36:36 11:16:45 14:20:36 11:36:35 11:36:35 11:38:31 11:43:2	Parkie PUCP PLACA F4Y163 F4Y163 F4Y163 F4Y163 F4Y163 UH277 AEJ508 ATIV338	20111002 20111002 20111094 20111090 20111090 20111092 20111002 20111002	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ MARTINEZ	ESPINOZA LEANDRO CARMONA VASQUEZ GUERE ESPINOZA ESPINOZA	LOURDES M. BRAN NICO. EDSON JOEL LUIS ENRIQ. CRISTIAN A. LOURDES M. LOURDES M.
	FECHA 2017-00-20 2017-00-27 2017-00-27 2017-00-27 2017-00-27 2017-00-27	11:34:56 11:30:36 11:10:45 14:20:36 11:30:55 11:30:55 11:38:31	Parkie PUCF PLACA F4Y163 F4Y163 F4Y163 F4Y163 UH277 AEJ688	20111002 20111002 20111094 20111090 20111098 20111003 20111002	MARTINEZ MEDINA ZAMABRIA GOMERO BASILIO MARTINEZ	ESPINOZA LEANORO CARMONA VASQUEZ GUERE ESPINOZA ESPINOZA GUERE	LOURDES M. BRIAN NICO EDSON JOEL LUIS ENRIQ CRISTIAN A. LOURDES M. LOURDES M. CRISTIAN A.
	FECH4 2017-06-20 2017-06-20 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:30:36 11:10:45 11:20:35 11:30:35 11:38:31 11:43:32 11:44:32 11:44:32 11:44:31	Parkie PUKT PLACA F4Y163 F4Y163 F4Y163 F4Y163 LIH277 AEJ698 ATW338 CHE870 F8L380 AMA206	CDDIGOPUCP 2011/002 2011/004 2011/000 2011/000 2011/002 2011/002 2011/002 2011/003	MARTINEZ MEDINA ZAMABRIA GOMERO BAGIUO MARTINEZ MARTINEZ BAGIUO MARTINEZ ZAMABRIA	ESFINOZA LEANDRO CARMONA VASQUEZ GUERE ESFINOZA ESFINOZA GUERE DE LA CRUZ CARMONA	LOURDES M. BRIAN NICO. EDSON JOEL LUIS ENRIQ CRISTIAN A. LOURDES M. LOURDES M. CRISTIAN A. ELLEL ARM. ELLEL ARM.
	FECHA 2017-06-20 2017-06-20 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:30:36 11:10:45 11:20:35 11:30:55 11:38:31 11:43:2 11:44:32 11:44:32 11:46:31 11:50:23	Parkie PUKC PLACA F4Y163 F4Y163 F4Y163 LUH277 AEJ058 ATW338 CIEBY02 F8L380 AMA205 B0Y545	20111002 20111002 20111004 20111000 20111003 20111003 20111002 20111002 20111003 20111004 20111004	MARTINEZ MEDINA ZANABRIA SOMERO BARIJO MARTINEZ MARTINEZ BARIJO MARTINEZ ZANABRIA URBANO	ESFINOZA LEANDRO CARWONA VASQUEZ GUERE ESFINOZA ESFINOZA GUERE DE LA CRUZ CARWONA FERNANDEZ	LOURDES M. BRANNICO. EDSON JOEL UUIS ENRIQ CRISTIAN A. LOURDES M. LOURDES M. CRISTIAN A. ELISON JOEL WATHEUS F.
	FECH4 2017-06-20 2017-06-20 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:30:36 11:10:45 11:20:35 11:30:35 11:38:31 11:43:32 11:44:32 11:44:32 11:44:31	Parkie PUKT PLACA F4Y163 F4Y163 F4Y163 F4Y163 LIH277 AEJ698 ATW338 CHE870 F8L380 AMA206	CDDIGGPUCP 20111002 20111002 20111034 20111030 20111003 20111003 20111002 20111003 20111004 20111004	MARTINEZ MEDINA ZAMABRIA GOMERO BAGIUO MARTINEZ MARTINEZ BAGIUO MARTINEZ ZAMABRIA	ESFINOZA LEANDRO CARMONA VASQUEZ GUERE ESFINOZA ESFINOZA GUERE DE LA CRUZ CARMONA	LOURDES M. BRIAN NICO. EDSON JOEL LUIS ENRIQ CRISTIAN A. LOURDES M. LOURDES M. CRISTIAN A. ELLEL ARM. ELLEL ARM.
	FECHA 2017-06-20 2017-06-20 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:30:36 11:10:45 11:20:35 11:30:55 11:38:31 11:43:2 11:44:32 11:44:32 11:46:31 11:50:23	Parkie PUKC PLACA F4Y163 F4Y163 F4Y163 LUH277 AEJ058 ATW338 CIEBY02 F8L380 AMA205 B0Y545	20111002 20111002 20111004 20111000 20111003 20111003 20111002 20111002 20111003 20111004 20111004	MARTINEZ MEDINA ZANABRIA SOMERO BARIJO MARTINEZ MARTINEZ BARIJO MARTINEZ ZANABRIA URBANO	ESFINOZA LEANDRO CARWONA VASQUEZ GUERE ESFINOZA ESFINOZA GUERE DE LA CRUZ CARWONA FERNANDEZ	LOURDES M. BRANNICO. EDSON JOEL UUIS ENRIQ CRISTIAN A. LOURDES M. LOURDES M. CRISTIAN A. ELISON JOEL WATHEUS F.
	FECHA 2017-06-20 2017-06-20 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:30:36 11:10:45 11:20:35 11:30:55 11:38:31 11:43:2 11:44:32 11:44:32 11:46:31 11:50:23	Parkie PUKC PLACA F4Y163 F4Y163 F4Y163 LUH277 AEJ058 ATW338 CIEBY02 F8L380 AMA205 B0Y545	20111002 20111002 20111004 20111000 20111003 20111003 20111002 20111002 20111003 20111004 20111004	MARTINEZ MEDINA ZANABRIA SOMERO BARIJO MARTINEZ MARTINEZ BARIJO MARTINEZ ZANABRIA URBANO	ESFINOZA LEANDRO CARWONA VASQUEZ GUERE ESFINOZA ESFINOZA GUERE DE LA CRUZ CARWONA FERNANDEZ	LOURDES M. BRANNICO. EDSON JOEL UUIS ENRIQ CRISTIAN A. LOURDES M. LOURDES M. CRISTIAN A. ELISON JOEL WATHEUS F.
Datos del alumno	FECHA 2017-06-20 2017-06-20 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:30:36 11:10:45 11:20:35 11:30:35 11:38:31 11:43:2 11:44:32 11:44:32 11:46:31 11:50:23	Parkie PUKC PLACA F4Y163 F4Y163 F4Y163 LUH277 AEJ058 ATW338 CIEBY02 F8L380 AMA205 B0Y545	20111002 20111002 20111004 20111000 20111003 20111003 20111002 20111002 20111003 20111004 20111004	MARTINEZ MEDINA ZANABRIA SOMERO BARIJO MARTINEZ MARTINEZ BARIJO MARTINEZ ZANABRIA URBANO	ESFINOZA LEANDRO CARWONA VASQUEZ GUERE ESFINOZA ESFINOZA GUERE DE LA CRUZ CARWONA FERNANDEZ	LOURDES M. BRANNICO. EDSON JOEL UUIS ENRIQ CRISTIAN A. LOURDES M. LOURDES M. CRISTIAN A. ELISON JOEL WATHEUS F.
a Datos del alumno	FECHA 2017-06-20 2017-06-20 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:30:36 11:10:45 11:20:35 11:30:35 11:38:31 11:43:2 11:44:32 11:44:32 11:46:31 11:50:23	Parkie PUKC PLACA F4Y163 F4Y163 F4Y163 LUH277 AEJ058 ATW338 CIEBY02 F8L380 AMA205 B0Y545	20111002 20111002 20111004 20111000 20111000 20111003 20111002 20111002 20111002 20111004 20111004	MARTINEZ MEDINA ZANABRIA SOMERO BARIJO MARTINEZ MARTINEZ BARIJO MARTINEZ ZANABRIA URBANO	ESFINOZA LEANDRO CARWONA VASQUEZ GUERE ESFINOZA ESFINOZA GUERE DE LA CRUZ CARWONA FERNANDEZ	LOURDES M. BRANNICO. EDSON JOEL UUIS ENRIQ CRISTIAN A. LOURDES M. LOURDES M. CRISTIAN A. ELISON JOEL WATHEUS F.
Datos del alumno	FECHA 2017-06-20 2017-06-20 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:30:36 11:10:45 11:20:35 11:30:35 11:38:31 11:43:2 11:44:32 11:44:32 11:46:31 11:50:23	Parkie PUKC PLACA F4Y163 F4Y163 F4Y163 LUH277 AEJ058 ATW338 CIEBY02 F8L380 AMA205 B0Y545	20111002 20111002 20111004 20111000 20111000 20111003 20111002 20111002 20111002 20111004 20111004	MARTINEZ MEDINA ZANABRIA SOMERO BARIJO MARTINEZ MARTINEZ BARIJO MARTINEZ ZANABRIA URBANO	ESFINOZA LEANDRO CARWONA VASQUEZ GUERE ESFINOZA ESFINOZA GUERE DE LA CRUZ CARWONA FERNANDEZ	LOURDES M. BRANNICO. EDSON JOEL UUIS ENRIQ CRISTIAN A. LOURDES M. LOURDES M. CRISTIAN A. ELISON JOEL WATHEUS F.
a Datos del alumno	FECHA 2017-06-20 2017-06-20 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:30:36 11:10:45 11:20:35 11:30:35 11:38:31 11:43:2 11:44:32 11:44:32 11:46:31 11:50:23	Parkie PUKC PLACA F4Y163 F4Y163 F4Y163 LUH277 AEJ058 ATW338 CIEBY02 F8L380 AMA205 B0Y545	CODISCRUCE 20111002 20111002 20111002 20111000 20111003 20111003 20111003 20111003 20111003 20111001 20111001	MARTINEZ MEDINA ZANABRIA SOMERO BARIJO MARTINEZ MARTINEZ BARIJO MARTINEZ ZANABRIA URBANO	ESFINOZA LEANDRO CARWONA VASQUEZ GUERE ESFINOZA ESFINOZA GUERE DE LA CRUZ CARWONA FERNANDEZ	LOURDES M. BRANNICO. EDSON JOEL UUIS ENRIQ CRISTIAN A. LOURDES M. LOURDES M. CRISTIAN A. ELISON JOEL WATHEUS F.
e Aueldeb Paleme Aueldeb Paleme Aueldeb Paleme	FECHA 2017-06-20 2017-06-20 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:30:36 11:10:45 11:20:35 11:30:35 11:38:31 11:43:2 11:44:32 11:44:32 11:46:31 11:50:23	Parkie PUKC PLACA F4Y163 F4Y163 F4Y163 LUH277 AEJ058 ATW338 CIEBY02 F8L380 AMA205 B0Y545	20111002 20111002 20111004 20111000 20111000 20111003 20111002 20111002 20111002 20111004 20111004	MARTINEZ MEDINA ZANABRIA SOMERO BARIJO MARTINEZ MARTINEZ BARIJO MARTINEZ ZANABRIA URBANO	ESFINOZA LEANDRO CARWONA VASQUEZ GUERE ESFINOZA ESFINOZA GUERE DE LA CRUZ CARWONA FERNANDEZ	LOURDES M. BRANNICO. EDSON JOEL UUIS ENRIQ CRISTIAN A. LOURDES M. LOURDES M. CRISTIAN A. ELISON JOEL WATHEUS F.
e Datos del alumno Re Autiliste Paterne	FECHA 2017-06-20 2017-06-20 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:30:36 11:10:45 11:20:35 11:30:35 11:38:31 11:43:2 11:44:32 11:44:32 11:46:31 11:50:23	Parkie PUKC PLACA F4Y163 F4Y163 F4Y163 LUH277 AEJ058 ATW338 CIEBY02 F8L380 AMA205 B0Y545	CODISCRUCE 20111002 20111002 20111002 20111000 20111003 20111003 20111003 20111003 20111003 20111001 20111001	MARTINEZ MEDINA ZANABRIA SOMERO BARIJO MARTINEZ MARTINEZ BARIJO MARTINEZ ZANABRIA URBANO	ESFINOZA LEANDRO CARWONA VASQUEZ GUERE ESFINOZA ESFINOZA GUERE DE LA CRUZ CARWONA FERNANDEZ	LOURDES M. BRANNICO. EDSON JOEL UUIS ENRIQ CRISTIAN A. LOURDES M. LOURDES M. CRISTIAN A. ELISON JOEL WATHEUS F.
e Aueldeb Paleme Aueldeb Paleme Aueldeb Paleme	FECHA 2017-06-20 2017-06-20 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:30:36 11:10:45 11:20:35 11:30:35 11:38:31 11:43:2 11:44:32 11:44:32 11:46:31 11:50:23	Parkie PUKC PLACA F4Y163 F4Y163 F4Y163 LUH277 AEJ058 ATW338 CIEBY02 F8L380 AMA205 B0Y545	CODISCRUCE 20111002 20111002 20111002 20111000 20111003 20111003 20111003 20111003 20111003 20111001 20111001	MARTINEZ MEDINA ZANABRIA SOMERO BARIJO MARTINEZ MARTINEZ BARIJO MARTINEZ ZANABRIA URBANO	ESFINOZA LEANDRO CARWONA VASQUEZ GUERE ESFINOZA ESFINOZA GUERE DE LA CRUZ CARWONA FERNANDEZ	LOURDES M. BRANNICO. EDSON JOEL UUIS ENRIQ CRISTIAN A. LOURDES M. LOURDES M. CRISTIAN A. ELISON JOEL WATHEUS F.
te Terrere Second S	FECHA 2017-06-20 2017-06-20 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:30:36 11:10:45 11:20:35 11:30:35 11:38:31 11:43:2 11:44:32 11:44:32 11:46:31 11:50:23	Parkie PUKC PLACA F4Y163 F4Y163 F4Y163 LUH277 AEJ058 ATW338 CIEBY02 F8L380 AMA205 B0Y545	CODISCRUCE 20111002 20111002 20111002 20111000 20111003 20111003 20111003 20111003 20111003 20111001 20111001	MARTINEZ MEDINA ZANABRIA SOMERO BARIJO MARTINEZ MARTINEZ BARIJO MARTINEZ ZANABRIA URBANO	ESFINOZA LEANDRO CARWONA VASQUEZ GUERE ESFINOZA ESFINOZA GUERE DE LA CRUZ CARWONA FERNANDEZ	LOURDES M. BRANNICO. EDSON JOEL UUIS ENRIQ CRISTIAN A. LOURDES M. LOURDES M. CRISTIAN A. ELISON JOEL WATHEUS F.
e Auebos Adramo Auebos Paterno Auebos Paterno Auebos Paterno Auebos Paterno Auebos Paterno Auebos Moterno Cel A cifedi Auebos	FECHA 2017-06-20 2017-06-20 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:30:36 11:10:45 11:20:35 11:30:35 11:38:31 11:43:2 11:44:32 11:44:32 11:46:31 11:50:23	Parkie PUKC PLACA F4Y163 F4Y163 F4Y163 LUH277 AEJ058 ATW338 CIEBY02 F8L380 AMA205 B0Y545	CODISCRUCE 20111002 20111002 20111002 20111000 20111003 20111003 20111003 20111003 20111003 20111001 20111001	MARTINEZ MEDINA ZANABRIA SOMERO BARIJO MARTINEZ MARTINEZ BARIJO MARTINEZ ZANABRIA URBANO	ESFINOZA LEANDRO CARWONA VASQUEZ GUERE ESFINOZA ESFINOZA GUERE DE LA CRUZ CARWONA FERNANDEZ	LOURDES M. BRANNICO. EDSON JOEL UUIS ENRIQ CRISTIAN A. LOURDES M. LOURDES M. CRISTIAN A. ELISON JOEL WATHEUS F.
e Auelode Palarno Auelode Palarno Martinez Apelode Palarno Martinez Apelode Materno Ce La cituz Meedons El ce Adminico	FECHA 2017-06-20 2017-06-20 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:30:36 11:10:45 11:20:35 11:30:35 11:38:31 11:43:2 11:44:32 11:44:32 11:46:31 11:50:23	Parkie PUKC PLACA F4Y163 F4Y163 F4Y163 LUH277 AEJ058 ATW338 CIEBY02 F8L380 AMA205 B0Y545	CODISCRUCE 20111002 20111002 20111002 20111000 20111003 20111003 20111003 20111003 20111003 20111001 20111001	MARTINEZ MEDINA ZANABRIA SOMERO BARIJO MARTINEZ MARTINEZ BARIJO MARTINEZ ZANABRIA URBANO	ESFINOZA LEANDRO CARWONA VASQUEZ GUERE ESFINOZA ESFINOZA GUERE DE LA CRUZ CARWONA FERNANDEZ	LOURDES M. BRANNICO. EDSON JOEL UUIS ENRIQ CRISTIAN A. LOURDES M. LOURDES M. CRISTIAN A. ELISON JOEL WATHEUS F.
ter Averbio Materno Dela contra del alumno No Averbio Materno Ec La Canuz Nontra Res Assentado Calgo	FECHA 2017-06-20 2017-06-20 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:30:36 11:10:45 11:20:35 11:30:35 11:38:31 11:43:2 11:44:32 11:44:32 11:46:31 11:50:23	Parkie PUKC PLACA F4Y163 F4Y163 F4Y163 LUH277 AEJ058 ATW338 CIEBY02 F8L380 AMA205 B0Y545	CODISCRUCE 20111002 20111002 20111002 20111000 20111003 20111003 20111003 20111003 20111003 20111001 20111001	MARTINEZ MEDINA ZANABRIA SOMERO BARIJO MARTINEZ MARTINEZ BARIJO MARTINEZ ZANABRIA URBANO	ESFINOZA LEANDRO CARWONA VASQUEZ GUERE ESFINOZA ESFINOZA GUERE DE LA CRUZ CARWONA FERNANDEZ	LOURDES M. BRANNICO. EDSON JOEL UUIS ENRIQ CRISTIAN A. LOURDES M. LOURDES M. CRISTIAN A. ELISON JOEL WATHEUS F.
ELE LA AMAGEO EXPLOS	FECHA 2017-06-20 2017-06-20 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:30:36 11:10:45 11:20:35 11:30:35 11:38:31 11:43:2 11:44:32 11:44:32 11:46:31 11:50:23	Parkie PUKC PLACA F4Y163 F4Y163 F4Y163 LUH277 AEJ058 ATW338 CIEBY02 F8L380 AMA205 B0Y545	CODISCRUCE 20111002 20111002 20111002 20111000 20111003 20111003 20111003 20111003 20111003 20111003	MARTINEZ MEDINA ZANABRIA SOMERO BARIJO MARTINEZ MARTINEZ BARIJO MARTINEZ ZANABRIA URBANO	ESFINOZA LEANDRO CARWONA VASQUEZ GUERE ESFINOZA ESFINOZA GUERE DE LA CRUZ CARWONA FERNANDEZ	LOURDES M. BRANNICO. EDSON JOEL UUIS ENRIQ CRISTIAN A. LOURDES M. LOURDES M. CRISTIAN A. ELICURDES M. EDSON JOEL WATHEUS F.
EL CAMAGO CICKAR SULLA CALLANDA	FECHA 2017-06-20 2017-06-20 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:30:36 11:10:45 11:20:35 11:30:35 11:38:31 11:43:2 11:44:32 11:44:32 11:46:31 11:50:23	Parkie PUKC PLACA F4Y163 F4Y163 F4Y163 LUH277 AEJ058 ATW338 CIEBY02 F8L380 AMA205 B0Y545	CODISCRUCE 20111002 20111002 20111002 20111000 20111003 20111003 20111003 20111003 20111003 20111003	MARTINEZ MEDINA ZANABRIA SOMERO BARIJO MARTINEZ MARTINEZ BARIJO MARTINEZ ZANABRIA URBANO	ESFINOZA LEANDRO CARWONA VASQUEZ GUERE ESFINOZA ESFINOZA GUERE DE LA CRUZ CARWONA FERNANDEZ	LOURDES M. BRANNICO. EDSON JOEL UUIS ENRIQ CRISTIAN A. LOURDES M. LOURDES M. CRISTIAN A. ELICURDES M. EDSON JOEL WATHEUS F.
to Autos del alumno to Autos del alumno de Autobo Materno Autobo Materno Ceta Carte Rector Re	FECHA 2017-06-20 2017-06-20 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:30:36 11:10:45 11:20:35 11:30:55 11:38:31 11:43:2 11:44:32 11:44:32 11:46:31 11:50:23	Parkie PUKC PLACA F4Y163 F4Y163 F4Y163 LUH277 AEJ058 ATW338 CIEBY02 F8L380 AMA205 B0Y545	CODISCRUCE 20111002 20111002 20111002 20111000 20111003 20111003 20111003 20111003 20111003 20111003	MARTINEZ MEDINA ZANABRIA SOMERO BARIJO MARTINEZ MARTINEZ BARIJO MARTINEZ ZANABRIA URBANO	ESFINOZA LEANDRO CARWONA VASQUEZ GUERE ESFINOZA ESFINOZA GUERE DE LA CRUZ CARWONA FERNANDEZ	LOURDES M. BRANNICO. EDSON JOEL UUIS ENRIQ CRISTIAN A. LOURDES M. LOURDES M. CRISTIAN A. ELICURDES M. EDSON JOEL WATHEUS F.

300850

9152.9

	FECHA	HORA	PLACA	CODIGOPUCP	in mittensio	AP MATERNO	I NOW THE OWNER	11
	2017-06-20	1134.55	F4Y163	20111002	MARTINEZ	ESPINOZA	LOURDES M	-
	2017-06-20 2017-06-26	11:34:56	F4Y163	20111002	MEDINA	LEANDRO	BRIAN NICO	-
	2017-06-25	11:15:45	F41163	20111000	ZANABRIA	CARMONA	EDSON JOEL	1
	2017-06-27	11:20.35	F41163	20111809	GOMERO	VASQUEZ	LUIS ENRIQ.	11
	2017-06-27	1135.55	LIH277	20111003	BASILIO	GUERE	CRISTIANA.	T
	2017-06-27	11:38.31	AEJ588	20111002	MARTINEZ	ESPINOZA	LOURDES M.	-81
	2017-06-27	11:43.2	ATW338	20111002	MARTINEZ	ESPINOZA	LOURDESM	
100	2017-06-27	11:44:32	CIE870	20111003	BASILIO	GUERE	CRISTIAN A	
	2017-06-27	11:46:42	F8L380	20111004	MARTINEZ	DELACRUZ	ELLIEL ARM	
ACCESSION OF A	2017-06-27	11.48.31	AMA266	20111009	ZANABRIA	CARMONA	EDSON JOEL	- 11
	2017-06-27	11:50:23	B0Y545	20111001	URBANO	FERNANDEZ	MATHEUS F_	14
Datos del alumno	2017-06-27	11:53.4	C10176	20111003	BASILIO	GI/ERE	CRISTIAN A_	1
10		-						
	2 100	-1-	-	XI LIL	trans the			
Apollula Polarmo		SUE.	-		EN MAR			
MARTINEZ			AND A	+ 11 -	A LE			
Apellido Materiar	8	100	(11257)	-		VENER		
ESPINOZA	1000	12.2	(times)		A local			
ESCENCIOS	and the second se		_			-	1	
				100		-		
Novibras					Contract of the local division of the local	N 1		
				A DECK AND A DECK			100	
LOURDES MILACHOS			A LT.		No. JANK	at V	- C-	
LOURDES MILACHOS Cadago		-			1 12	1	0	
LOURDES MILACROS Cadgo 20112002					14	1		
LOURDES MILACROS Cadgo 20112002						A	2	
LOURDES MILACHOS Cadigo		6				A	2	
LOURDES MELACHOS Caligo 2011/007 Datos del Ingreso Placa	4	6				n	3	
LOURDES MELADROS Cadgo Journad Datos del Ingreso	4	6				~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	2	
LOURDES MELACHOS Caligo 2011/007 Datos del Ingreso Placa	4	6				~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	27	
LOURLES MELACINOS Cadgo JOLLINGT Datos del Ingreso Pinca ATPA37	4	E				C C C C C C C C C C C C C C C C C C C	27	
ECUSERS MEACHERS Caligo 2015002 Datos del Ingreso Pieca ATPEST Recta yhera	4	E	A A				22	

 2017-06-20
 11.32-36
 F44183
 20111804
 REVNAR
 CARMON
 EDXON JOEL

 2017-06-27
 11.04-5
 F44183
 20111800
 ZANABRA
 CARMON
 EDXON JOEL

 2017-06-27
 11.03-55
 LH-277
 20111800
 BASILIO
 GUERE
 GUERE
 EDXON JOEL

 2017-06-27
 11.03-55
 LH-277
 20111800
 BASILIO
 GUERE
 CRISTINAL

 2017-06-27
 11.03-55
 LH-277
 20111800
 BASILIO
 GUERE
 CRISTINAL

 2017-06-27
 11.32-8
 F47183
 20111800
 BASILIO
 GUERE
 CRISTINAL

 2017-06-27
 11.43-2
 CIERTO
 2011100
 MARTINEZ
 ESMINOZ
 LOURDES M.

 2017-06-27
 11.43-2
 CIERTO
 2011100
 WARTINEZ
 ESMINOZ
 CRISTINAL

 2017-06-27
 11.83-2
 CIERTO
 2011100
 WARTINEZ
 ESMINOZ
 CRISTINAL

 2017-06-27
 11.83-2
 CIERTO
 2011100
 WARTINEZ
 ESMINOZ
 CRISTINAL

 2017-06-27
 11.83-2
 CIERTO
 2011100
 WARTINEZ
 ESMINOZ
 CRISTI

and the second s	FECHA	HORA	PLACA	CODIGOPUCP	AP PATERNO	AP MATERNO	NOVERES	1.1
	2017-00-20	11:34:55	F4V163	20111002	MARTINEZ	ESPINOZA	LOURDES M	1
	2017-06-26	11:30:36	F4Y153	20111694	MEDINA	LEANDRO	ERIAN NICO.	5
and the second s	2017-06-27	11:10:45	F4V163	20111000	ZAMABRIA	CARMONA	EDSON JDEL	11
	2017-06-27	11:20:35	F4Y163	20111859	GOMERO	VASQUEZ	LUIS ENRIQ	11
	2017-05-27	11:35:55	LIH277	20111003	BASILIO	GUERE	CRISTIAN A.	
	2017-00-27	11:38:31	AEJ568	20111002	MARTINEZ	ESPINOZA	LOURDES M.	
	2017-05-27	11:43:2	ATW/338	20111002	MARTINEZ	ESPINOZA	LOURDES M.	
ALC: NO	2017-00-27	11:44:32	CIE87Q	20111003	BASILIO	GUERE	CRISTIANA.	
	2017-06-27	11:49:42	F81.380	20111004	MARTINEZ	DELACRUZ	ELLIEL ARM_	
	2017-00-27	11:48:31	AMA206	20111000	ZANABRIA	CARMONA	EDSON JOEL	-
	2017-06-27	11.50.23	B0Y545	20111001	URBANO	FERMANDEZ	MATHEUS F	1
atos del alumno	2017-06-27	11:53.4	C10178	20111003	BASILIO	GUERE	CRISTIAN A.	
AMARINEZ	Sel.		Per t					
ApeRido Modersoo Esinavado Maadema Lourades Mousiaados Cadigo Joursado Dataos del Ingreso Place Place Avidate L		7					3	
Apelificit Moderno Esnavoza Nacobras Louraces Mouaraces Codigo Satzana Datas del Ingreso Place Avg319		7					3	
Apelificit Moderno Esnavoza Mandras Louracis Molaracis Coligos Journas Datos del Ingreso Place Avaitas Avaitas Sarba y hava		7					3	
Aperitabili Moderano Estatuado Auenderas Lourades Modurados Codigo Joursador Datos del Ingreso Plana Plana Modal P.		7				50080	2	

The second second	FECHA	HORA	PLACA	CODIGOPUCP	AP.PATERNO	AP.MATERNO	NOMBRES	1
	2017-06-25	11:34:50	F40'163	20111002	MARTINEZ	ESPINOZA	LOURDES M.	
	2017-06-26	11:35:36	F40103	20111694	MEDINA	LEANDRO	BRIAN NICO.	2
	2017-06-27	11:10:45	F4Y183	20111000	ZANABRIA	CARMONA	EDSON JOEL	
A DECK OWNER	2017-06-27	11:20.35	F401103	20111859	GOWERO	VASQUEZ	LUIS ENRIQ.	+
	2017-06-27	11:30:55	LIH277	20111003	BASILIO	GUERE	CRISTIAN A	
	2017-06-27	11:38:31	AEJ088	20111002	MARTINEZ	ESPINOZA	LOURDES M.	-11
	2017-06-27	11:43.2	ATW338	20111002	MARTINEZ	ESPINOZA	LOURDESM	
and the second s	2017-06-27	11:44:32	CIE87Q	20111003	BASILIO	GUERE	CRISTIAN A	
	2017-06-27	11.46.42	F8L380	20111004	WARTINEZ.	DE LA CRUZ	ELLIEL ARM	
	2017-06-27	11:48:31	AMA266	20111000	ZAMABRIA	CARMONA	EDSON JOEL	
	2017-06-27	11:50:23	B0Y545 C1U175	20111001	URBANO	FERMANDEZ	MATHEUS F	18 J
Datos del alumno	2017-06-27	11:53.4	\$219375	20111003	BASILIO	GUERE	CRISTIAN A	12
Apellala Paterna GC/Appla		The second		-				
acakeena Apelido Materno Hasajuez Nandano	*					*	1000	
GOMEDIO Apolitik Materine Valogiaet Mantine Luci puelique						*		
COMORIO Agebildo Materno VARQUEZ Noodeno Lució Erekolque Cadigo			E E E	5		+		
uchena Ayedide Materne Hasquez Neodros Lust trutaque dadge Zaizlass		Ì	e e e					
COMORIO Agebildo Materno VARQUEZ Noodeno Lució Erekolque Cadigo			3					
contena Apellite Materne Vasqu'at Nasabres Lost avenque cadige Jagutase Datos del Ingreso			3				2	
contolo Apolitik Materno Valogutz Navalnos Lost evoloput Cadigo Zadigo Datos del Ingreso Phone			3					
CCMEDIC Apolitik Materne VASQUEC Nasalann Lust svalque Cadige Cadige Datos del Ingreso Piene MJDR45								
COMERIO Apolitic Materino Macquiez Nascanne Luise zweispue Calegia Zazzasse Datos del Ingreso Piene Multoras Maccas			LIER				2	

	PROVIDE NO.	Lucion .	Inclusion			I to incompany	T ALABAMA PAR	-
	FECHA	HORA	PLACA	CODIGOPUCP		AP MATERNO	NOMBREE	
A COMPANY AND A COMPANY	2017-06-26	11:34:56	F4Y163	20111002	MARTINEZ	ESPINOZA	LOURDES M.	A.
And the second s	2017-06-26 2017-06-27	11.35.36	F4Y163 F4V163	20111694	MEDINA ZANABRIA	CARMONA	EDSÓN JOEL	N
	2017-06-27	11:16:45	F4V163 F4Y163	20111859	COMERO	VASQUEZ	LUIS ENRIQ .	Ы
	2017-06-27	11 36 55	LIH277	20111003	BASILIO	GUERE	CRISTIANA.	1
	2017-06-27	11:38:31	AEJ588	20111002	MARTINEZ	ESPINOZA	LOURDES M.	
	2017-06-27	11.43.2	ATW338	20111002	MARTINEZ	ESPINOZA	LOURDES M	
100 AU	2017-06-27	11:44:32	CIE87Q	20111003	BASILIO	GUERE	CRISTIAN A.	
	2017-06-27	11:46:42	F8L380	20111004	MARTINEZ	DE LA CRUZ	ELLIEL ARM	
	2017-06-27	11:48:31	4844266	20111000	ZANABRIA	CARMONIA	EDSÓN JOEL	
and the second s	2017-06-27	11:50:23	B0Y545	20111003	URBANO	FERN4NDEZ	MATHEUS F	и
atos del alumno	2017-06-27	11.53.4	C1U176	20111003	BASILIO	GUERE	CRISTIAN 4	
MARTINEZ Apullido Materno		1.1	- 1		1	VENEA		
ESAMOZA Needves LOURDES MUNIGROS Coolige Datas del Ingreso Placa MEJSBB Redor Vibra								
ESAMOZA Nordves LOURDES MUNIGROS Cooligo Datos del Ingreso Placa AELISBB Redor Vitera						H COL		
ESAMOZA Needves LOURDES MUNIGROS Coolige Datas del Ingreso Placa MEJSBB Redor Vibra								

	FECHA	HORA	PLACA	CODISOPUCP	AP.PATERNO	AP MATERNO	NOMERES	111
	2017-06-20	11:34:56	F4Y163	20111002	MARTINEZ	ESPINOZA	LOURDES M	
	2017-06-26	11:35:35	F4Y163	20111694	MEDINA	LEANDRO	BRIAN NICO.	T
Contraction of the local division of the loc	2017-06-27	11:16:45	F4V153	20111000	ZANABRIA	CARMONA	EDSON JOEL	3.
1000000	2017-06-27	11:20:35	F4Y163	20111859	GOMERD	VASQUEZ	LUIS ENRIQ.	F
100 100	2017-06-27	11:35:55	LIH277	20111003	BASILIO	GUERE	CRISTIANA.	
	2017-06-27	11:38:31	AEJ588	20111002	MARTINEZ	ESPINOZA	LOURDES M	
The second se	2017-05-27	11:43:2	ATW338	20111002	MARTINEZ	ESPINOZA	LOURDES M	11
and the second se	2017-06-27	11:44:32	CIE87Q	20111003	BASILIO	GUERE	CRISTIAN A.	11
a second s	2017-06-27	11:45:42	F8L380	20111004	MARTINEZ	DE LA CRUZ	ELLIEL ARM	
and the second s	2017-06-27	11:48:31	MMA266	20111000	ZANABRIA	CARMONA	EDGON JOEL	
	2017-06-27	11:50:23	B0Y545	20111001	URBANO	FERMANDEZ	MATHEUS F	81
os del alumno	2017-06-27	11:53:4	C1U176	20111003	BASILIO	GUERE	CRISTIANA	15
2 Aperilida Paterna ZANARIKA Apellida Materna					17	TENE		
ZANANIRUI		(110 (110)					2	

			Parkie PUCP					-
	FECHA	HORA	PLACA	CODIGOPUCP	AP PATERNO	AP.MATERNO	NONBRES	1.
	2017-05-25	11:34:55	F4Y103	20111002	MARTINEZ	ESPINOZA	LOURDESN	
	2017-05-26	11:35:36	F4Y163	20111694	MEDINA	LEANDRO	BRIAN NICO	n
	2017-05-27	11:10:45	F4V163	20111000	ZANABRIA	CARMONA	EDSON JOEL	-11
	2017-05-27	11:20:35	F4Y163	20111858	GOMERO	VASQUEZ	LUIS ENRIQ_	4
	2017-05-27	11 35:55	LIH277	20111003	BASILIO	GUERE	CRISTIAN A_	
	2017-05-27	11:38:31	AEJ588	20111002	MARTINEZ	ESPINOZA	LOURDESM	-11
	2017-05-27	11 43:2	ATW338	20111062	MARTINEZ	ESPINOZA	LOURDES M.	11
- Un	2017-05-27	11:44:32	CIE870	20111093	BASILIO	GUERE	CRISTIAN A	10
	2017-05-27	11:45:42	F8L389	20111004	MARTINEZ	DE LA CRUZ	ELUEL ARM	
and the second sec	2017-05-27	11:49:31	AMA206	20111000	ZANAERIA	CARMONA	EDSON JOEL	18
	2017-05-27	11:50:23	801545	20111001	URBANO	FERNANDEZ	MATHEUS F_	18
atos del alumno	2017-05-27	11524	C10176	20111003	BASILIO	GUERE	CRISTIAN A	18
Aprilido Paterno								
Lossens Applieb Molecros Patholactar Mendens Mathewa Prestry Cadigo Jostanos Pathos Phone IATW283							2	
Lizzaku: Apeliko Moteroso reonakce: Nandres Motres:o rector Codipo Zostizos Datos del Ingreso Panos								

EE.			Parkle PUCP	c .				x
	FECHA	HORA	PLACA	CODIGOPUCP	AP PATERNO	AP MATERNO	NOMBRES	
	2017-08-26	11.34.56	F4Y163	20111002	MARTINEZ	ESPINOZA	LOURDES M	14
	2017-05-26	11.35:36	F4Y163	20111694	MEDINA	LEANDRO	BRIAN NICO	
	2017-05-27	11,16:45	F4V163	20111000	ZANABRIA	CARSIONA	EDSON JOEL	
	2017-06-27	11.20:35	F4V163	20111859	GOMERO	VASQUEZ	LUIS ENRIO	1
	2017-08-27	11:35:55	LIH277	20111003	BASILIO	GUERE	CRISTIAN A	
24	2017-08-27	11.38.31	AE.1588	20111002	MARTINEZ	ESPINOZA	LOURDES N	
	2017-08-27	11432	ATW338 CIE870	20111002	MARTINEZ BASILIO	ESPINDZ4	LOURDES M.	
	2017-08-27 2017-08-27	11.44.32	F8L380	20111003	MARTINEZ	GUERE DE LA CRUZ	CRISTIAN A.	
	2017-08-27	11.45.42	AMA205	20111000	ZANABRIA	CARMONA	EDSON JOEL	
P P P	2017-06-27	11.50(23	801545	20111000	URBANC	FERNANDEZ	MATHEUS F.	
E A TANK A TA	2017-06-27	11:53.4	C1U176	20111003	BASLIC	GUERE	CRISTIANA	14
Datos del alumno	2011-00-21	1122.4	Clothe	-20111003	DARCO	W/ERE	240310416	
e	Contraction of the		the second second	11	-			
5		1.1.1	And the second second	They are	10 5			
Apellick Paterno			1000	and a state	122 2			
845670	10	10	-	THE	122			
Apellish Materia	- 1-1	In 199	2 / e	- nave	$\mathcal{J} \in \mathbb{K}$	VENER		
DURKE			115.0	Adding a	同じる			
Numbres			_		- MAR	1	- N	
CRETAN ANGELO	The States		-				No.	
Codar						1 A A		
	and the second s		-		-	AP-A	-19	
20112805	1000			-		-		
Datos del Ingreso	-	-				n		
Fiere	A REAL PROPERTY.					11		
and the second se	-	_	_		1			
AMA206								
Incha y hora					1000	THAT WAS	101	
10:0:51						and the second		
						acceso		
-2012/6/28								

			Parkie PUCP					
and the second se	FECHA	HORA	PLACA.	CODIGOPUCP	AP.PATERINO	AP MATERNO	NONBRES	
	2017-06-26	11:34:56	F4Y163	20111002	MARTINEZ	ESPINOZA	LOURDES M.	-
	2017-06-26	11:35:36	F4Y163	20111684	MEDINA	LEANDRO	BRIAN MCO	-11
	2017-06-27	11:10:45	F4V163	20111000	ZANABRIA	CARMONA	EDSON JOEL	- 1
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	2017-06-27	11:20:35	F4Y163	20111859	GOMERO	VASQUEZ	LUIS ENRIQ.	1
	2017-06-27	1135.55	UH277	20111003	BASILIO	GUERE	CRISTIAN A.	1
10 Mar 10	2017-06-27	11.38.31	AEJ588	20111002	MARTINEZ MARTINEZ	ESPINOZA	LOURDES M.	
	2017-06-27 2017-06-27	1144.32	ATW33B CIE87Q	20111002	BASILIO	GUERE	CRISTIAN A.	1
and the second s	2017-06-27	11,46,42	FBL380	20111004	MARTINEZ	DELACRUZ	ELLIEL ARM	1
	2017-06-27	114831	AMA206	20111000	ZANABRIA	CARMONA	EDSON JOEL	ы
	2017-06-27	1150-23	601045	20111001	URBAND	FERNANDEZ	MATHEUSE.	1
atos del alumno	2017-06-27	11:53.4	C1U176	20111003	BASEIO	GUERE	CRISTIAN A	1
D								
	they make				1			
	100 20				and the second			
Apellalo Paterno	E	ales-		- 1 66	tan .			
GOMERO	and the second s	100	and	1	Carse.	VENER		
Apellido Adsterno VASCUET		1	W W.				ALC:	
Nantires		-	1	-		1 -1	- 1	
			1-		1 3	N (1997)		
LUIS ENRIQUE		_	-		1		10.0	
Chillen	and the second sec	-	-	-	-	Rr-18	10	
20111359						No.		
						n	4	
Datos del Ingreso	1					n	4	
Datos del Ingreso				1	3	n	7	
Datos del Ingreso	1.33					n	3	
Datos del Ingreso Piece C1U179					-	n	7	
Datos del Ingreso						~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	2	
Datos del Ingreso Nece C1U179					-	22	Z	
Datos del Ingreso Piece C1U170 Nota y hara N722					A.	ACCESD	Z	
Datos del Ingreso Piece C1U176 Neda y hare					A.	acceso	A	
Datos del Ingreso Piece E1U170 Mida y hara 19722					No.	ACCESD	2	
Datos del Ingreso Paca C1U176 Nota y hara 302.2 azznacza					-	30000	2	
Datos del Ingreso Paca C1U176 Nota y hara 302.2 azanaca			Parkie PUCP			acceso	2	8
Datos del Ingreso Paca C1U176 Nota y hara 302.2 azanaca	FECHA	НОБА	PLACA	CODIGOPUCP		AP MATERNO	NOWBRES	
Datos del Ingreso Paca C1U176 Rochu y haru S02.2 Jazz Naca	2017-06-26	11:34:55	PLACA F4Y163	CODIGOPUCP 20111002	MARTINEZ	AP MATERNO ESPINOZA	NOWBRES	
Datos del Ingreso Paca C1U176 Rochu y Hary SV2.2 Jazz Naca	2017-06-26 2017-06-26	11:34:56 11:35:36	PLACA F4Y163 F4Y163	CODIGOPUCP 20111002 20111694	MARTINEZ MEDINA	AP MATERNO ESPINOZA LEANORO	NOWBRES LOURDES N BRIAN MCO	
Datos del Ingreso Paca C1U176 Rochu y Hary SV2.2 Jazz Naca	2017-06-26 2017-06-25 2017-06-27	11:34:56 11:35:36 11:16:45	PLACA F4Y163 F4Y163 F4Y163	CODIGOPUCP 20111002 20111094 20111000	MARTINEZ MEDINA ZANABRIA	AP MATERNO ESPINORO LEANDRO CARNONA	NOWBRES LOURDES N BRIAN MCO EDSON JOEL	
Datos del Ingreso Paca C1U176 Rochu y Hary SV2.2 Jazz Naca	2017-06-26 2017-06-26 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:35:36 11:16:45 11:20:35	PLACA F4Y163 F4Y163 F4Y163 F4Y163 F4Y163	CODIGOPUCP 20111002 20111694 20111000 20111859	MARTINEZ NEDINA ZANABRIA GOMERO	AP MATERNO ESPINOZA LEANDRO CARMONA VASOLEZ	NOMBRES LOURDES N BRIAN MCO EDSON JOEL LUIS ENRIQ	
Datos del Ingreso Paca C1U176 Rochu y Hary SV2.2 Jazz Naca	2017-06-26 2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:36:36 11:16:45 11:20:35 11:30:56	PLACA F4Y163 F4Y163 F4Y163 F4Y163 LH277	CODIGOPUCP 20111002 20111694 20111000 20111859 20111003	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO	AP MATERNO ESPINOZA LEANDRO CARNONA VASUJEZ GUERE	NOWBRES LOURDES N BRIAN NICO EDSON JOEL LUIS ENRIQ CRISTIAN A	
Datos del Ingreso Paca C1U176 Rochu y Hary SV2.2 Jazz Naca	2017-06-26 2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:35:36 11:16:45 11:20:35 11:35:56 11:35:56 11:38:31	PLACA F4Y163 F4Y163 F4Y163 F4Y163 LH277 AEJ588	CODIGOPLICP 20111002 20111094 20111094 20111000 20111859 20111003 20111003	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ	AP MATERNO ESPINOZA LEANDRO CARNORA VASOJEZ QUERE ESPINOZA	NOMBRES LOURDES M BRINN MCO EDSON JOEL LUIS ENRIQ CRISTIAN A. LOURDES M	
Datos del Ingreso Paca C1U176 Rochu y Hary SV2.2 Jazz Naca	2017-06-26 2017-06-25 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:36:36 11:16:45 11:20:35 11:35:55 11:38:31 11:43:2	PLACA F4Y163 F4Y163 F4V163 F4V163 LH277 AEJ588 ATVI338	CODIGOPLICP 20111002 20111694 20111000 20111859 20111003 20111002 20111002	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ MARTINEZ	AP MATERNO ESPINOZA LEANDRO CARNONA WSGUEZ GUERE ESPINOZA ESPINOZA	NOMBRES LOURDES M. BRINN MCO EDSON JOEL LUIS ENRIQ CRISTIAN A. LOURDES M. LOURDES M.	
Datos del Ingreso Paca C1U176 Rochu y Hary SV2.2 Jazz Naca	2017-06-26 2017-06-25 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:36:36 11:16:45 11:20:35 11:35:55 11:38:31 11:43:2 11:44:32	PLACA F4Y163 F4Y163 F4Y163 F4Y163 LH277 AEJ588 ATW338 CIE87Q	CODIGOPUCP 20111002 20111084 20111000 20111859 20111002 20111002 20111002 20111002	MARTINEZ WEDINA ZANAERIA GOMERO BASILIO MARTINEZ BASILIO	AP MATERINO ESPINOZA LEANDRO CARMORA VISOURZ GUERE ESPINOZA ESPINOZA GUERE	NOWBRES LOURDES M. ERIAN NICO EDSON JOEL LUIS ENRIQ CRISTIAN A. LOURDES M. CRISTIAN A.	
Datos del Ingreso Paca C1U176 Rochu y Hary SV2.2 Jazz Naca	2017-06-26 2017-06-25 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:36:36 11:16:45 11:20:35 11:35:55 11:38:31 11:43:2 11:44:32 11:46:42	PLACA F4Y163 F4Y163 F4Y163 LH277 AEJ588 ATVI338 CIE870 F8L380	CODIGOPUCP 20111092 20111094 20111094 20111009 20111002 20111002 20111002 20111002 20111003 20111004	MARTINEZ NEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ	AP MATERNO ESPINICZA LEANDRD CHANONA VISOUEZ GUERE ESPINICZA ESPINICZA GUERE DE LA CRUIZ	NOMBRES LOURDES M BRIWN NECO EDSON JOEL LUIS ENRIQ CRISTIAN A LOURDES M LOURDES M CRISTIAN A CRISTIAN A CRISTIAN A	
Datos del Ingreso Paca C1U176 Rochu y Hary SV2.2 Jazz Naca	2017-06-26 2017-06-25 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:35:36 11:16:45 11:20:35 11:35:56 11:38:31 11:43:2 11:44:32 11:44:32 11:46:42 11:48:31	PLACA F4Y163 F4Y163 F4Y163 F4Y163 F4Y163 F4Y163 LH277 A5J588 ATW338 CIE870 F8L380 AM4265	CODIGOPUCP 20111002 20111894 20111000 20111859 20111000 20111002 20111002 20111002 20111002 20111004 20111004	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ ZANABRIA	AP MATERNO ESPINOZA LEANDRO CARNONA WSOUJEZ GUERE ESPINOZA GUERE ESPINOZA GUERE DE LA CRUZ CARNONA	NOWBRES LOURDES M BRIWN MCO EDSON JOEL LUIS ENRIQ CRISTINN A. LOURDES M LOURDES M LOURDES M CRISTINN A. ELUEL ARM ELUEL ARM	
Datos del Ingreso Parce D1172 Notas Hare 3/22 ast n/22	2017-06-26 2017-06-25 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	1134.56 1138.36 1118.45 1120.35 1135.56 1138.31 1143.2 1144.32 1144.32 1144.32 1148.31 1150.23	PLACA F4Y163 F4Y163 F4Y163 F4Y163 LH277 AEJ588 ATW338 CIE870 F8L380 AM4258 B3Y545	CODIGOPUCP 20111002 20111094 20111000 20111359 20111003 20111003 20111002 20111003 20111003 20111004 20111004	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ ZANABRIA URBANO	AP MATERNO ESPINICZA LEANDRO CARDIORIA WSDUEZ GUERE ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA	NOMBRES LOURDES M BRIMM MCD EDSON JOEL LUIS ENROD CRISTIAN A LOURDES M CRISTIAN A ELJEL ARM EDSON JOEL MATHEUS F.	
Datos del Ingreso Piece C1U170 Nota y hara N722	2017-06-26 2017-06-25 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:35:36 11:16:45 11:20:35 11:35:56 11:38:31 11:43:2 11:44:32 11:44:32 11:46:42 11:48:31	PLACA F4Y163 F4Y163 F4Y163 F4Y163 F4Y163 F4Y163 LH277 A5J588 ATW338 CIE870 F8L380 AM4265	CODIGOPUCP 20111002 20111894 20111000 20111859 20111000 20111002 20111002 20111002 20111002 20111004 20111004	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ ZANABRIA	AP MATERNO ESPINOZA LEANDRO CARNONA WSOUJEZ GUERE ESPINOZA GUERE ESPINOZA GUERE DE LA CRUZ CARNONA	NOWBRES LOURDES M BRIWN MCO EDSON JOEL LUIS ENRIQ CRISTINN A. LOURDES M LOURDES M LOURDES M CRISTINN A. ELUEL ARM ELDEL ARM	
Datos del Ingreso Parce D1172 Notas Hare 3/22 ast n/22	2017-06-26 2017-06-25 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	1134.56 1138.36 1118.45 1120.35 1135.56 1138.31 1143.2 1144.32 1144.32 1144.32 1148.31 1150.23	PLACA F4Y163 F4Y163 F4Y163 F4Y163 LH277 AEJ588 ATW338 CIE870 F8L380 AM4258 B3Y545	CODIGOPUCP 20111002 20111094 20111000 20111859 20111003 20111003 20111002 20111003 20111003 20111004 20111004	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ ZANABRIA URBANO	AP MATERNO ESPINICZA LEANDRO CARDIORIA WSDUEZ GUERE ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA ESPINICZA	NOMBRES LOURDES M BRIMM MCD EDSON JOEL LUIS ENROD CRISTIAN A LOURDES M CRISTIAN A ELJEL ARM EDSON JOEL MATHEUS F.	

Datos del Ingreso

10.372

			Parkie PUCP				- 0	
- and the second se	FECHA	HORA	PLACA	CODIGOPUCP	AP PATERNO	AP. WATERNO	NONBRES	
	2017-06-26	11:34:50	F4Y163	20111002	MARTINEZ	ESPINOZA	LOORDES M.	
	2017-06-26	11:35:30	F49163	20111694	MEDINA.	LEANDRO	BRIAN MCO_	1
	2017-06-27	11:16:45	F4V163	20111000	ZANABRIA	CARMONA	EDSON JOEL	
	2017-06-27	11:20:35	F4Y103	20111859	GOMERO	VASQUEZ	LUIS ENRIQ.	1
	2017-06-27 2017-06-27	11.35.55	LIH277 AEJ588	20111003 20111002	MARTINEZ	GUERE ESPINOZA	CRISTIAN AL. LOURDES M.	
	2017-06-27	11.43.2	ATV/338	20111002	MARTINEZ	ESPINOZA	LOURDESM	1
	2017-06-27	11.44.32	CIEBTO	20111003	BASILIC	GUERE	CRISTIAN A	1
	2017-06-27	11.46.42	F8L390	20111004	MARTINEZ	DE LA CRUZ	ELUEL ARM	
	2017-06-27	1148.31	AMA205	20111000	ZANABRIA.	CARMONA	EDSON JOEL	
-	2017-06-27	1150 23	B07V545	20111001	URBANO	FERNANDEZ	MATHEUSF_	1
Datos del alumno	2017-06-27	1153.4	C1U176	20111003	BASILIC	GUERE	CRISTIAN A_	1
10	-							
Apellido Peterno	-6	1	1000	1-1	1			
Advention of Man 100	1	and the second		Sec. Sec.	1			
LABAND	-	A DECK		CE				
Apellido Materno	16	-				TELLER		
STERES SHIFTIN		118	ST				au -	
PERMANDEZ	_ 0'				3 1		100	
Nextbrar			_	ALC: NOTE: N	10		- N	
MATHEUSTREDY		1			7			
		1						
Codyo	-	-			-		10	
2011201	-	and the second s	-			-		
Datos del Ingreso					-	~		
Place	and an				1	n	~	
	-	-	-	-		m	7	
P0000	-		-	-		n	2	
V44517	-			-		22	2	
TV44513 Andar y Astra						SUM	T	
V44517						ACHED ACCHED	T	
TV44513 Andar y Astra						acceso	T	
W446513 Anclary Journ 2013-33						access		
V446513 Anclary Joann 2019-357						302650	Z	
944611 Rockey hare 1933 20178028			Dardein DUFU			30000		
1446513 Roche y hore 2073-33 2021/3428			Parkie PUCP					E
1446513 Roche y hore 2073-33 2021/3428	FECHA	HORA	FLACA	CODIGOPUCP		4P MATERNO	NONBRES	
1446513 Roche y hore 2073-33 2021/3428	2017-08-25	11 34 56	PLACA F4Y163	CODIGOPUCP 20111002	MARTINEZ	AP MATERNO ESPINOZA	NONBRES	L
944611 Rockey hare 1933 20178428	2017-08-25 2017-05-25	11 34 56 11 35 36	FLACA F4Y163 F4Y163	CODIGOPUCP 20111002 20111694	MARTINEZ MEDINA	AP MATERNIO ESPINOZA LEANDRO	NONBRES LOURDES M BRIAN MICO	1
1446513 Roche y hore 2073-33 2021/3428	2017-08-28 2017-05-26 2017-05-27	11 34 56 11 35 36 11 15 45	FLACA F4Y163 F4Y163 F4V163	20111002 20111694 20111694 20111000	MARTINEZ MEDINA ZANABRIA	AP MATERNO ESPINOZA LEANDRO CARINONA	NONBRES LOURDES N BRIAN NICO EDSON JOEL	1
944611 Rockey hare 1933 20178428	2017-08-28 2017-05-26 2017-05-27 2017-05-27	11 34 56 11 35 36 11 16 45 11 20 35	FLACA F4Y163 F4Y163 F4Y163 F4Y163 F4Y163	CODIGOPUCP 20111092 20111994 20111090 20111859	MARTINEZ MEDINA ZANABRIA GOMERO	AP MATERNIO ESPINOZA LEANDRO CARNONA VASOLIEZ	NOMBRES LOURDES M BRIAN NICO EDSON JOEL LUIS ENROD	1.0
1446513 Roche y hore 2073-33 2021/3428	2017-08-28 2017-05-26 2017-05-27	11 34 56 11 35 36 11 15 45	FLACA F4Y163 F4Y163 F4V163	20111002 20111694 20111694 20111000	MARTINEZ MEDINA ZANABRIA	AP MATERNO ESPINOZA LEANDRO CARINONA	NONBRES LOURDES N BRIAN NICO EDSON JOEL	1-0-1
1446513 Roche y hore 2073-33 2021/3428	2017-08-28 2017-05-26 2017-05-27 2017-05-27 2017-05-27 2017-05-27	11 34 56 11 35 36 11 16 45 11 20 35 11 35 55	PLACA F4Y163 F4Y163 F4V163 F4Y163 LH277	CODIGOPUCP 20111092 20111994 20111000 20111859 20111003	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO	AP MATERNIO ESPAIOZA LEANDRO CARNONA VASOLIEZ GJERE	NOMBRES LOURDES M BRIAN NICO EDSON JOEL LUIS ENRIO CRISTIAN A	
1446513 Roche y hore 2073-33 2021/3428	2017-08-25 2017-05-25 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27	113458 113538 111645 112035 113555 113831 11432 114432	PLACA F4Y163 F4Y163 F4Y163 LHQ277 AEJ588 ATW338 CE870	CODIGOPUCP 20111002 20111004 20111000 20111000 20111002 20111002 20111002 20111002 20111002	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ HARTINEZ BASILIO	AP MATERNIO ESPHIOZA LENDRO CARNONA WSOLIEZ GUERE ESPHIOZA ESPNIOZA CUERE	NONBRES LOURDES M BRIAN NIDO EDSON JOEL LUIS ENRID CRISTIAN A LOURDES M LOURDES M CRISTIAN A	
W446513 Anclary Journ 2013-33	2017-08-25 2017-05-25 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27	11 34 58 11 35 38 11 16 45 11 20 35 11 35 55 11 38 31 11 43 7 11 44 32 11 44 42	PLACA F4Y163 F4Y163 F4Y163 LHQ77 AEJ588 ATW338 CE87Q F8L389	CODEGOPUEP 20111022 20111020 20111020 20111020 20111020 20111022 20111022 20111022 20111023 20111024	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ	4P MATERNO ESPINOZA LEANDRO CANDONA WSOLIEZ GJERE ESPINOZA GJERE DE LA CRUZ	NONBRES LOURDES M BRIAN NIDO EDSON JOEL LUIS ENRID CRISTIAN A. LOURDES M LOURDES M CRISTIAN A. ELLIEL ARM	
1446513 Roche y hore 2073-33 2021/3428	2017-08-28 2017-08-25 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27	11 34 58 11 35 38 11 16 45 11 20 35 11 35 55 11 32 31 11 43 2 11 44 32 11 48 42 11 48 42	FLACA F4Y163 F4Y163 F4Y163 F4Y163 F4Y163 F4Y163 LHQ77 AEL588 ATW338 CE870 F8L300 AMA205	CODIGOPUCP 20111052 20111050 20111050 20111050 20111050 20111052 20111052 20111052 20111052 20111054 20111054	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ ZANABRIA	AP MATERNO ESPINOZA LEANDRO CANDONA W80UIEZ GUERE ESPINOZA ESPINOZA ELA CRUZ CARRONA	NONBRES LOURDES M BRIAN MICO EDSON JOEL LUIS ENROD CRISTIANA LOURDES M LOURDES M LOURDES M CRISTIANA ELLIEL ARM ELLIEL ARM	
1446513 Roche y hore 2073-33 2021/3428	2017-08-28 2017-08-28 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27	11 34 56 11 35 38 11 16 45 11 20 35 11 35 55 11 38 31 11 43 2 11 44 32 11 44 32 11 48 31 11 50 23	PLACA F4Y183 F4Y183 F4Y183 F4Y183 LH277 AE1588 AT0538 C/E870 F4L380 AM205 8001545	CODIGOPUCP 20111002 20111000 20111000 20111000 20111003 20111002 20111002 20111002 20111004 20111004 20111004	MARTINEZ MEDINA ZANAERIA GOMERO BASLIO MARTINEZ BASLIO MARTINEZ ZANAERIA URBANO	AP MATERNIO ESPINICZA LENDRO CARNONA VASOLIEZ GUERE ESPINICZA ESPINICZA ESPINICZA GUERE DE LA CRUZ CARDIOLA FERMANDEZ	NOMBRES LOURDES M BRIAN MICO EDSON JOEL LUIS ENRIG CRISTIAN A. LOURDES M CRISTIAN A. ELJEL ARM. EDSON JOEL MATHELIS F	
144511 Robus these 203 50 2027/8/20	2017-08-28 2017-08-25 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27	11 34 58 11 35 38 11 16 45 11 20 35 11 35 55 11 32 31 11 43 2 11 44 32 11 48 42 11 48 42	FLACA F4Y163 F4Y163 F4Y163 F4Y163 F4Y163 F4Y163 LHQ77 AEL588 ATW338 CE870 F8L300 AMA205	CODIGOPUCP 20111052 20111050 20111050 20111050 20111050 20111052 20111052 20111052 20111052 20111054 20111054	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ ZANABRIA	AP MATERNO ESPINOZA LEANDRO CANDONA W80UIEZ GUERE ESPINOZA ESPINOZA ELA CRUZ CARRONA	NONBRES LOURDES M BRIAN MICO EDSON JOEL LUIS ENROD CRISTIANA LOURDES M LOURDES M LOURDES M CRISTIANA ELLIEL ARM ELLIEL ARM	
144511 Declary hare. 29239 Jost 2000	2017-08-28 2017-08-28 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27	11 34 56 11 35 38 11 16 45 11 20 35 11 35 55 11 38 31 11 43 2 11 44 32 11 44 32 11 48 31 11 50 23	PLACA F4Y183 F4Y183 F4Y183 F4Y183 LH277 AE1588 AT0538 CIE870 F4L380 AM205 B01548	CODIGOPUCP 20111002 20111000 20111000 20111000 20111003 20111002 20111002 20111002 20111004 20111004 20111004	MARTINEZ MEDINA ZANAERIA GOMERO BASLIO MARTINEZ BASLIO MARTINEZ ZANAERIA URBANO	AP MATERNIO ESPINICZA LENDRO CARNONA VASOLIEZ GUERE ESPINICZA ESPINICZA GUERE DE LA CRUZ CARDIOLA FERMANDEZ	NOMBRES LOURDES M BRIAN MICO EDSON JOEL LUIS ENRIG CRISTIAN A. LOURDES M CRISTIAN A. ELJEL ARM. EDSON JOEL MATHELIS F	
144511 Robus these 203 50 2027/8/20	2017-08-28 2017-08-28 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27	11 34 56 11 35 38 11 16 45 11 20 35 11 35 55 11 38 31 11 43 2 11 44 32 11 44 32 11 48 31 11 50 23	PLACA F4Y183 F4Y183 F4Y183 F4Y183 LH277 AE1588 AT0538 CIE870 F4L380 AM205 B01548	CODIGOPUCP 20111002 20111000 20111000 20111000 20111003 20111002 20111002 20111002 20111004 20111004 20111004	MARTINEZ MEDINA ZANAERIA GOMERO BASLIO MARTINEZ BASLIO MARTINEZ ZANAERIA URBANO	AP MATERNIO ESPINICZA LENDRO CARNONA VASOLIEZ GUERE ESPINICZA ESPINICZA GUERE DE LA CRUZ CARDIOLA FERMANDEZ	NOMBRES LOURDES M BRIAN MICO EDSON JOEL LUIS ENRIG CRISTIAN A. LOURDES M CRISTIAN A. ELJEL ARM. EDSON JOEL MATHELIS F	
144511 Declary hare. 29239 Jost 2000	2017-08-28 2017-08-28 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27	11 34 56 11 35 38 11 16 45 11 20 35 11 35 55 11 38 31 11 43 2 11 44 32 11 44 32 11 48 31 11 50 23	PLACA F4Y183 F4Y183 F4Y183 F4Y183 LH277 AE1588 AT0538 CIE870 F4L380 AM205 B01548	CODIGOPUCP 20111002 20111000 20111000 20111000 20111003 20111002 20111002 20111002 20111004 20111004 20111004	MARTINEZ MEDINA ZANAERIA GOMERO BASLIO MARTINEZ BASLIO MARTINEZ ZANAERIA URBANO	AP MATERNIO ESPINICZA LENDRO CARNONA VASOLIEZ GUERE ESPINICZA ESPINICZA GUERE DE LA CRUZ CARDIOLA FERMANDEZ	NOMBRES LOURDES M BRIAN MICO EDSON JOEL LUIS ENRIG CRISTIAN A. LOURDES M CRISTIAN A. ELJEL ARM. EDSON JOEL MATHELIS F	
V4431 Robusy hare 2023/20 2022/2023	2017-08-28 2017-08-28 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27	11 34 56 11 35 38 11 16 45 11 20 35 11 35 55 11 38 31 11 43 2 11 44 32 11 44 32 11 48 31 11 50 23	PLACA F4Y183 F4Y183 F4Y183 F4Y183 LH277 AE1588 AT0538 CIE870 F4L380 AM205 B01548	CODIGOPUCP 20111002 20111000 20111000 20111000 20111003 20111002 20111002 20111002 20111004 20111004 20111004	MARTINEZ MEDINA ZANAERIA GOMERO BASLIO MARTINEZ BASLIO MARTINEZ ZANAERIA URBANO	AP MATERNIO ESPINICZA LENDRO CARNONA VASOLIEZ GUERE ESPINICZA ESPINICZA GUERE DE LA CRUZ CARDIOLA FERMANDEZ	NOMBRES LOURDES M BRIAN MICO EDSON JOEL LUIS ENRIG CRISTIAN A. LOURDES M CRISTIAN A. ELJEL ARM. EDSON JOEL MATHELIS F	
144511 Robusy hare. 20330 Sataraas Sataraas Defense del alumno As Apelidor Patero	2017-08-28 2017-08-28 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27	11 34 56 11 35 38 11 16 45 11 20 35 11 35 55 11 38 31 11 43 2 11 44 32 11 44 32 11 48 31 11 50 23	PLACA F4Y183 F4Y183 F4Y183 F4Y183 LH277 AE1588 AT0538 CIE870 F4L380 AM205 B01548	CODIGOPUCP 20111002 20111000 20111000 20111000 20111003 20111002 20111002 20111002 20111004 20111004 20111004	MARTINEZ MEDINA ZANAERIA GOMERO BASLIO MARTINEZ BASLIO MARTINEZ ZANAERIA URBANO	AP MATERNIO ESPINICZA LENDRO CARNONA VASOLIEZ GUERE ESPINICZA ESPINICZA ESPINICZA GUERE DE LA CRUZ CARDIOLA FERMANDEZ	NOMBRES LOURDES M BRIAN MICO EDSON JOEL LUIS ENRIG CRISTIAN A. LOURDES M CRISTIAN A. ELJEL ARM. EDSON JOEL MATHELIS F	
V4651 Rodusy here : 20330 2027808 Control of the second secon	2017-08-28 2017-08-28 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27 2017-08-27	11 34 56 11 35 38 11 16 45 11 20 35 11 35 55 11 38 31 11 43 2 11 44 32 11 44 32 11 48 31 11 50 23	PLACA F4Y183 F4Y183 F4Y183 F4Y183 LH277 AE1588 AT0538 CIE870 F4L380 AM205 B01548	CODIGOPUCP 20111002 20111000 20111000 20111000 20111003 20111002 20111002 20111002 20111004 20111004 20111004	MARTINEZ MEDINA ZANAERIA GOMERO BASLIO MARTINEZ BASLIO MARTINEZ ZANAERIA URBANO	AP MATERNIO ESPINICZA LENDRO CARNONA VASOLIEZ GUERE ESPINICZA ESPINICZA ESPINICZA GUERE DE LA CRUZ CARDIOLA FERMANDEZ	NOMBRES LOURDES M BRIAN MICO EDSON JOEL LUIS ENRIG CRISTIAN A. LOURDES M CRISTIAN A. ELJEL ARM. EDSON JOEL MATHELIS F	

ELEE ARMANDO Codigo 2011204 Datos del Ingreso

inaisr.

1			Parke PLKP				
The second s	FECHA.	HORA	PLACA	CODICOPUSE	AP PATERNO	AP MATERNO	NONERES
	2017-06-26	11:34:56	F4Y163	20111002	MARTINEZ	ESPINOZA	LOURDESM
	2017-06-26	11:35:36	F4Y163	20111694	NEDINA	LEANDRO	BRIAN NICO
1000	2017-08-27	11:16:45	F4V163	20111000	ZANIABRIA	CARMONA.	EDSON JOEL
and the little is	2017-06-27	11:20:35	F4Y163	20111859	COMERO	VASQUEZ	LUIS ENRIC
	2017-06-27	11:25:55	LIH277	20111003	BASILIO	GUERE	CRISTIAN A.
100	2017-06-27	11:38:31 11:43:2	AEJ588 ATW338	20111002	MARTINEZ	ESPINOZA	LOURDES M
	2017-08-27 2017-08-27	11432	CIE87Q	20111002 20111003	MARTINEZ BASILIO	GLERE	CRISTIAN A.
	2017-06-27	11:45:42	F81380	20111004	MARTINEZ	DELACRUZ	ELLIEL ARM
ALL	2017-08-27	11:48:31	AMA268	20111000	ZANABRIA	CARMONIA	EDSON JDEL
and a state of the	2017-06-27 2017-06-27	11.50.23	B0Y545 C1U176	20111001 20111003	URBANO BABILLO	FERNANDE2 GUERE	MATHEUS F.
Datos del alumno							
0		-		-	-		
	ALL THE		- P	100			
Apellido Paterno .	-	1 C C C C C C C C C C C C C C C C C C C	-	A ST	Sec. 1		
464W7INE2				-			
	81				-	VENER	
Apellich Materso	1000	110	-		100	A share	40 - C
ESIMINOZ4			123		68	-	
Northres	2 1	-			an a		T N
LOURDES MILAGROS			_				
		-		- Name	-		100
Codigo							- 20 100
20111007						1	
Datos del Ingreso					S		-
Place	-					n	~
C2.825							
Antha y hora						Change and	ALC: N
						1-1-1 A -	
10.000						A Annalasia	
10.8.20						acceso	
10.620 2017/628						- 200650	
	N 12			1140		80850	
2017/6/28	7 F			IN:		80850	
	5. P.		Parkie PUCP	7			
2017/6/28	FECHA	HORA	Parkie PUCP PLACA	CODISOPUCP		AP MATERNO	NOMBRES
2017/6/28	2017-05-25	11:34:56	Parkie PUCP PLACA F4Y103	CODIGOPUCP 20111002	MARTINEZ	AP MATERNO ESPINOZA	NOMBRES LOURDES M
2017/6/28	2017-05-25 2017-05-28	11:34:56 11:35:36	Parkie PUCP PLACA F4Y103 F4Y103	CODISOPUCP 20111002 20111094	MARTINEZ MEDINA	AP MATERNO ESPINOZA LEANDRO	NONBRES LOURDES N BRIAN MCO
2017/6/28	2017-05-25 2017-05-25 2017-05-27	11:34:56 11:35:36 11:16:45	Parkie PUCP PLACA F4Y103 F4Y103 F4Y103	CODIGOPUCP 20111002 20111694 20111000	MARTINEZ MEDINA ZANAERIA	AP MATERNO ESPINOZA LEANDRO CARNONA	NOMBRES LOURDES N BRIAN NICO EDSON JOEL
2017/6/28	2017-05-28 2017-05-28 2017-05-27 2017-05-27 2017-05-27	11:34:56 11:35:36 11:16:45 11:20:35	PLACA F4Y103 F4Y163 F4Y163 F4Y163	CODISOPUCP 20111002 20111694 20111000 20111859	MARTINEZ MEDINA ZANAERIA GOMERO	AP MATERNO ESPINOZA LEANDRO CARMONA VISOUEZ	NOMBRES LOURDES M. BRIAN MCO EDSON JOEL LUIS ENRIQ
2017/6/28	2017-05-25 2017-05-25 2017-05-27 2017-05-27 2017-05-27 2017-05-27	11 34 56 11 35 36 11 16 45 11 20 35 11 35 55	PLACA F4Y103 F4Y103 F4Y163 F4Y163 LH277	CODIGOPUCP 20111002 20111094 20111000 20111859 20111003	MARTINEZ MEDINA ZANAERIA GOMERO BASILIO	AP MATERNO ESPINOZA LEANDRO CARNONA VISOUEZ GUERE	NOMBRES LOURDES M_ BRIAN MICO EDSON JOEL LUIS ENRIQ. CRISTIAN A_
2017/6/28	2017-05-25 2017-05-25 2017-05-27 2017-05-27 2017-05-27 2017-05-27	11 34:56 11 35:36 11:16:45 11:20:35 11:35:55 11:35:55 11:38:31	Parkie PUCP PLACA F4Y103 F4Y103 F4Y103 F4Y103 LH277 AEJ588	CODIGOPUCP 20111002 20111094 20111090 20111859 20111003 20111003	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ	AP MATERNO ESPINOZA LEANDRO CARNORA VISOUEZ GUERE ESPINOZA	NOMBRES LOURDES M. BRIAN MCO EDSON JOEL LUIS ENRIQ. CRISTIAN A. LOURDES M.
2017/6/28	2017-05-25 2017-05-25 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27	11 34.56 11 35.36 11 16.45 11 20.35 11 35.55 11 36.31 11 43.2	Parkie PUCP PLACA F4Y103 F4Y103 F4Y103 LUH277 AEJ588 ATW338	CODIGOPUCP 20111002 20111094 20111090 20111859 20111859 20111002 20111002	MARTINEZ MEDINA ZANAERIA GOMERO BASILIO MARTINEZ MARTINEZ	AP MATERNIO ESPINICZA LEANDRO CARNONA VKSOUEZ GUERE ESPINICZA ESPINICZA	NOMBRES LOURDES M. BRIAN NICO EDSON JOEL LUIS ENRIQ. CRISTIWI A. LOURDES M. LOURDES M.
2017/6/28	2017-06-25 2017-06-25 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11 34:56 11 35:36 11:16:45 11:20:35 11:35:55 11:35:55 11:38:31	Parkie PUCP PLACA F4Y103 F4Y103 F4Y103 F4Y103 LH277 AEJ588	CODIGOPUCP 20111002 20111094 20111090 20111859 20111003 20111003	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ	AP MATERNO ESPINOZA LEANDRO CARNORA VISOUEZ GUERE ESPINOZA	NOMBRES LOURDES M. BRIAN MCO EDSON JOEL LUIS ENRIQ. CRISTIAN A. LOURDES M.
2017/6/28	2017-06-25 2017-06-25 2017-06-27 2017-06-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27	11 34.56 11 35.36 11 16.45 11 20.35 11 35.55 11 35.55 11 38.31 11 43.2 11 44.32 11 44.32 11 44.32	Parkie PUCP PLACA F4Y103 F4Y103 F4Y103 F4Y103 LH277 AEJ508 ATW338 CIE870 F8L300 7MA205	CODIGOPUCP 20111002 20111094 20111090 20111859 20111003 20111002 20111002 20111002 20111003 20111004 20111004	NARTINEZ NEDINA ZANAERIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ ZANAERIA	AP MATERNO ESPINICZA LEANDRO CARNONA WROUEZ GUERE ESPINOZA GUERE DE LA CRUZ DARNONA	NOMBRES LOURDES M. BRIAN NICO EDSON JOEL LUIS ENRIQ CRISTIWN A. LOURDES M. LOURDES M. CRISTIWN A. ELLIEL ARM. EDSON JOEL
2017/6/28	2617-06-25 2617-06-25 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27	1134.56 1135.36 1116.45 1120.35 1135.55 1138.31 1143.2 1144.32 1144.32 1146.42 1146.31 1150.23	Parkie PUCP PLACA. F47103 F47103 F47103 F47103 LIH277 AEJ508 ATV338 CIEB70 F8L300 NMA265 B01545	CODEGOPUCP 20111002 20111094 20111094 20111093 20111003 20111002 20111002 20111003 20111004 20111004	MARTINEZ MEDINA ZANAERIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANAERIA URBANO	AP MATERNO ESPINOZA LEANDRO CARDINIA VISQUEZ GUERE ESPINOZA ESPINOZA ESPINOZA GUERE DE LA CRUZ CARDICHA FERINANDEZ	NOMBRES LOURDES M BRIAN NRCO EDSON JOEL LUIS ENRIQ CRISTIWA A. LOURDES M. LOURDES M. LOURDES M. LOURDES M. ELLIEL ARM. EDSON JOEL MATHEUS F.
20.79/2	2017-06-25 2017-06-25 2017-06-27 2017-06-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27 2017-05-27	11 34.56 11 35.36 11 16.45 11 20.35 11 35.55 11 35.55 11 38.31 11 43.2 11 44.32 11 44.32 11 44.32	Parkie PUCP PLACA F4Y103 F4Y103 F4Y103 F4Y103 LH277 AEJ508 ATW338 CIE870 F8L300 7MA205	CODIGOPUCP 20111002 20111094 20111090 20111859 20111003 20111002 20111002 20111002 20111003 20111004 20111004	NARTINEZ NEDINA ZANAERIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ ZANAERIA	AP MATERNO ESPINICZA LEANDRO CARNONA WROUEZ GUERE ESPINOZA GUERE DE LA CRUZ DARNONA	NOMBRES LOURDES M. BRIAN NICO EDSON JOEL LUIS ENRIQ CRISTIWN A. LOURDES M. LOURDES M. CRISTIWN A. ELLIEL ARM. EDSON JOEL
20.79/2	2617-06-25 2617-06-25 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27	1134.56 1135.36 1116.45 1120.35 1135.55 1138.31 1143.2 1144.32 1144.32 1146.42 1146.31 1150.23	Parkie PUCP PLACA. F47103 F47103 F47103 F47103 LIH277 AEJ508 ATV338 CIEB70 F8L300 NMA265 B01545	CODEGOPUCP 20111002 20111094 20111094 20111093 20111003 20111002 20111002 20111003 20111004 20111004	MARTINEZ MEDINA ZANAERIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANAERIA URBANO	AP MATERNO ESPINOZA LEANDRO CARDINIA VISQUEZ GUERE ESPINOZA ESPINOZA ESPINOZA GUERE DE LA CRUZ CARDICHA FERINANDEZ	NOMBRES LOURDES M BRIAN NRCO EDSON JOEL LUIS ENRIQ CRISTIWA A. LOURDES M. LOURDES M. LOURDES M. LOURDES M. ELLIEL ARM. EDSON JOEL MATHEUS F.
20179629 Chatos del alumno	2617-06-25 2617-06-25 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27	1134.56 1135.36 1116.45 1120.35 1135.55 1138.31 1143.2 1144.32 1144.32 1146.42 1146.31 1150.23	Parkie PUCP PLACA. F47103 F47103 F47103 F47103 LIH277 AEJ508 ATV338 CIEB70 F8L300 NMA265 B01545	CODEGOPUCP 20111002 20111094 20111094 20111093 20111003 20111002 20111002 20111003 20111004 20111004	MARTINEZ MEDINA ZANAERIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANAERIA URBANO	AP MATERNO ESPINOZA LEANDRO CARDINIA VISQUEZ GUERE ESPINOZA ESPINOZA ESPINOZA GUERE DE LA CRUZ CARDICHA FERINANDEZ	NOMBRES LOURDES M BRIAN NRCO EDSON JOEL LUIS ENRIQ CRISTIWA A. LOURDES M. LOURDES M. LOURDES M. LOURDES M. ELLIEL ARM. EDSON JOEL MATHEUS F.
20179628 Contros del alumno	2617-06-25 2617-06-25 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27	1134.56 1135.36 1116.45 1120.35 1135.55 1138.31 1143.2 1144.32 1144.32 1146.42 1146.31 1150.23	Parkie PUCP PLACA. F47103 F47103 F47103 F47103 LIH277 AEJ508 ATV338 CIEB70 F8L300 NMA265 B01545	CODEGOPUCP 20111002 20111094 20111094 20111093 20111003 20111002 20111002 20111003 20111004 20111004	MARTINEZ MEDINA ZANAERIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANAERIA URBANO	AP MATERNO ESPINOZA LEANDRO CARDINIA VISQUEZ GUERE ESPINOZA ESPINOZA ESPINOZA GUERE DE LA CRUZ CARDICHA FERINANDEZ	NOMBRES LOURDES M BRIAN NRCO EDSON JOEL LUIS ENRIQ CRISTIWA A. LOURDES M. LOURDES M. LOURDES M. LOURDES M. ELLIEL ARM. EDSON JOEL MATHEUS F.
20179629 Chatos del alumno	2617-06-25 2617-06-25 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27	1134.56 1135.36 1116.45 1120.35 1135.55 1138.31 1143.2 1144.32 1144.32 1146.42 1146.31 1150.23	Parkie PUCP PLACA. F47103 F47103 F47103 F47103 LIH277 AEJ508 ATV338 CIEB70 F8L300 NMA265 B01545	CODEGOPUCP 20111002 20111094 20111094 20111093 20111003 20111002 20111002 20111003 20111004 20111004	MARTINEZ MEDINA ZANAERIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANAERIA URBANO	AP MATERNO ESPINOZA LEANDRO CARDINIA VISQUEZ GUERE ESPINOZA ESPINOZA ESPINOZA GUERE DE LA CRUZ CARDICHA FERINANDEZ	NOMBRES LOURDES M BRIAN NRCO EDSON JOEL LUIS ENRIQ CRISTIWA A. LOURDES M. LOURDES M. LOURDES M. LOURDES M. ELLIEL ARM. EDSON JOEL MATHEUS F.
2017/02#	2617-06-25 2617-06-25 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27	1134.56 1135.36 1116.45 1120.35 1135.55 1138.31 1143.2 1144.32 1144.32 1146.42 1146.31 1150.23	Parkie PUCP PLACA. F47103 F47103 F47103 F47103 LIH277 AEJ508 ATV338 CIEB70 F8L300 NMA265 B01545	CODEGOPUCP 20111002 20111094 20111094 20111093 20111003 20111002 20111002 20111003 20111004 20111004	MARTINEZ MEDINA ZANAERIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANAERIA URBANO	AP MATERNO ESPINOZA LEANDRO CARDINIA VISQUEZ GUERE ESPINOZA ESPINOZA ESPINOZA GUERE DE LA CRUZ CARDICHA FERINANDEZ	NOMBRES LOURDES M BRIAN NRCO EDSON JOEL LUIS ENRIQ CRISTIWA A. LOURDES M. LOURDES M. LOURDES M. LOURDES M. ELLIEL ARM. EDSON JOEL MATHEUS F.
2017/6/20 Anticipation Datas del alumno	2617-06-25 2617-06-25 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27	1134.56 1135.36 1116.45 1120.35 1135.55 1138.31 1143.2 1144.32 1144.32 1146.42 1146.31 1150.23	Parkie PUCP PLACA. F47103 F47103 F47103 F47103 LIH277 AEJ508 ATV338 CIEB70 F8L300 NMA265 B01545	CODEGOPUCP 20111002 20111094 20111094 20111093 20111003 20111002 20111002 20111003 20111004 20111004	MARTINEZ MEDINA ZANAERIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANAERIA URBANO	AP MATERNO ESPINOZA LEANDRO CARDINIA VISQUEZ GUERE ESPINOZA ESPINOZA ESPINOZA GUERE DE LA CRUZ CARDICHA FERINANDEZ	NOMBRES LOURDES M BRIAN NRCO EDSON JOEL LUIS ENRIQ CRISTIWA A. LOURDES M. LOURDES M. LOURDES M. LOURDES M. ELLIEL ARM. EDSON JOEL MATHEUS F.
2017/02#	2617-06-25 2617-06-25 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27	1134.56 1135.36 1116.45 1120.35 1135.55 1138.31 1143.2 1144.32 1144.32 1146.42 1146.31 1150.23	Parkie PUCP PLACA. F47103 F47103 F47103 F47103 LIH277 AEJ508 ATV338 CIEB70 F8L300 NMA265 B01545	CODEGOPUCP 20111002 20111094 20111094 20111093 20111003 20111002 20111002 20111003 20111004 20111004	MARTINEZ MEDINA ZANAERIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANAERIA URBANO	AP MATERNO ESPINOZA LEANDRO CARDINIA VISQUEZ GUERE ESPINOZA ESPINOZA ESPINOZA GUERE DE LA CRUZ CARDICHA FERINANDEZ	NOMBRES LOURDES M BRIAN NRCO EDSON JOEL LUIS ENRIQ CRISTIWA A. LOURDES M. LOURDES M. LOURDES M. LOURDES M. ELLIEL ARM. EDSON JOEL MATHEUS F.
2017/6/20 Control of the function of the funco	2617-06-25 2617-06-25 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27	1134.56 1135.36 1116.45 1120.35 1135.55 1138.31 1143.2 1144.32 1144.32 1146.42 1146.31 1150.23	Parkie PUCP PLACA. F47103 F47103 F47103 F47103 LIH277 AEJ508 ATV338 CIEB70 F8L300 NMA265 B01545	CODEGOPUCP 20111002 20111094 20111094 20111093 20111003 20111002 20111002 20111003 20111004 20111004	MARTINEZ MEDINA ZANAERIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANAERIA URBANO	AP MATERNO ESPINOZA LEANDRO CARDINIA VISQUEZ GUERE ESPINOZA ESPINOZA ESPINOZA GUERE DE LA CRUZ CARDICHA FERINANDEZ	NOMBRES LOURDES M BRIAN NRCO EDSON JOEL LUIS ENRIQ CRISTIWA A. LOURDES M. LOURDES M. LOURDES M. LOURDES M. ELLIEL ARM. EDSON JOEL MATHEUS F.
2017/6/20	2617-06-25 2617-06-25 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27	1134.56 1135.36 1116.45 1120.35 1135.55 1138.31 1143.2 1144.32 1144.32 1146.42 1146.31 1150.23	Parkie PUCP PLACA. F47103 F47103 F47103 F47103 LIH277 AEJ508 ATV338 CIEB70 F8L300 NMA265 B01545	CODEGOPUCP 20111002 20111094 20111094 20111093 20111003 20111002 20111002 20111003 20111004 20111004	MARTINEZ MEDINA ZANAERIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANAERIA URBANO	AP MATERNO ESPINOZA LEANDRO CARDINIA VISQUEZ GUERE ESPINOZA ESPINOZA ESPINOZA GUERE DE LA CRUZ CARDICHA FERINANDEZ	NOMBRES LOURDES M BRIAN NRCO EDSON JOEL LUIS ENRIQ CRISTIWN A. LOURDES M. LOURDES M. LOURDES M. LOURDES M. ELLIEL ARM. EDSON JOEL MATHEUS F.
2017/6/20 Control of the function of the funco	2617-06-25 2617-06-25 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27	1134.56 1135.36 1116.45 1120.35 1135.55 1138.31 1143.2 1144.32 1144.32 1146.42 1146.31 1150.23	Parkie PUCP PLACA. F47103 F47103 F47103 F47103 LIH277 AEJ508 ATV338 CIEB70 F8L300 NMA265 B01545	CODEGOPUCP 20111002 20111094 20111094 20111093 20111003 20111002 20111002 20111003 20111004 20111004	MARTINEZ MEDINA ZANAERIA GOMERO BASILO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANAERIA URBANO	AP MATERNO ESPINOZA LEANDRO CARDINIA VISQUEZ GUERE ESPINOZA ESPINOZA ESPINOZA GUERE DE LA CRUZ CARDICHA FERINANDEZ	NOMBRES LOURDES M BRIAN NRCO EDSON JOEL LUIS ENRIQ CRISTIWN A. LOURDES M. LOURDES M. LOURDES M. LOURDES M. ELLIEL ARM. EDSON JOEL MATHEUS F.
2017/6/20 2017/6/20 2010/20	2617-06-25 2617-06-25 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27	1134.56 1135.36 1116.45 1120.35 1135.55 1138.31 1143.2 1144.32 1144.32 1146.42 1146.31 1150.23	Parkie PUCP PLACA. F47103 F47103 F47103 F47103 LIH277 AEJ508 ATV338 CIEB70 F8L300 NMA265 B01545	CODEGOPUCP 20111002 20111094 20111094 20111093 20111003 20111002 20111002 20111003 20111004 20111004	MARTINEZ MEDINA ZANAERIA GOMERO BASILO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANAERIA URBANO	AP MATERNO ESPINOZA LEANDRO CARDINIA VISQUEZ GUERE ESPINOZA ESPINOZA ESPINOZA GUERE DE LA CRUZ CARDICHA FERINANDEZ	NOMBRES LOURDES M BRIAN NRCO EDSON JOEL LUIS ENRIQ CRISTIWN A. LOURDES M. LOURDES M. LOURDES M. LOURDES M. ELLIEL ARM. EDSON JOEL MATHEUS F.
2017/6/20	2617-06-25 2617-06-25 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27	1134.56 1135.36 1116.45 1120.35 1135.55 1138.31 1143.2 1144.32 1144.32 1146.42 1146.31 1150.23	Parkie PUCP PLACA. F47103 F47103 F47103 F47103 LIH277 AEJ508 ATV338 CIEB70 F8L300 NMA265 B01545	CODEGOPUCP 20111002 20111094 20111094 20111093 20111003 20111002 20111002 20111003 20111004 20111004	MARTINEZ MEDINA ZANAERIA GOMERO BASILO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANAERIA URBANO	AP MATERNO ESPINOZA LEANDRO CARDINIA VISQUEZ GUERE ESPINOZA ESPINOZA ESPINOZA GUERE DE LA CRUZ CARDICHA FERINANDEZ	NOMBRES LOURDES M BRIAN NRCO EDSON JOEL LUIS ENRIQ CRISTIWN A. LOURDES M. LOURDES M. LOURDES M. LOURDES M. ELLIEL ARM. EDSON JOEL MATHEUS F.
2017/6/20 2017/6/20 2010/20	2617-06-25 2617-06-25 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27	1134.56 1135.36 1116.45 1120.35 1135.55 1138.31 1143.2 1144.32 1144.32 1146.42 1146.31 1150.23	Parkie PUCP PLACA. F47103 F47103 F47103 F47103 LIH277 AEJ508 ATV338 CIEB70 F8L300 NMA265 B01545	CODEGOPUCP 20111002 20111094 20111094 20111093 20111003 20111002 20111002 20111003 20111004 20111004	MARTINEZ MEDINA ZANAERIA GOMERO BASILO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANAERIA URBANO	AP MATERNO ESPINOZA LEANDRO CARDINIA VISQUEZ GUERE ESPINOZA ESPINOZA ESPINOZA GUERE DE LA CRUZ CARDICHA FERINANDEZ	NOMBRES LOURDES M BRIAN NRCO EDSON JOEL LUIS ENRIQ CRISTIWN A. LOURDES M. LOURDES M. LOURDES M. LOURDES M. ELLIEL ARM. EDSON JOEL MATHEUS F.
2017/0/20 2017/0/20 Control de la lumno Control	2617-06-25 2617-06-25 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27	1134.56 1135.36 1116.45 1120.35 1135.55 1138.31 1143.2 1144.32 1144.32 1146.42 1146.31 1150.23	Parkie PUCP PLACA. F47103 F47103 F47103 F47103 LIH277 AEJ508 ATV338 CIEB70 F8L300 NMA265 B01545	CODEGOPUCP 20111002 20111094 20111094 20111093 20111003 20111002 20111002 20111003 20111004 20111004	MARTINEZ MEDINA ZANAERIA GOMERO BASILO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANAERIA URBANO	AP MATERNO ESPINOZA LEANDRO CARDINIA VISQUEZ GUERE ESPINOZA ESPINOZA ESPINOZA GUERE DE LA CRUZ CARDICHA FERINANDEZ	NOMBRES LOURDES M BRIAN NRCO EDSON JOEL LUIS ENRIQ CRISTIWN A. LOURDES M. LOURDES M. LOURDES M. LOURDES M. ELLIEL ARM. EDSON JOEL MATHEUS F.
2017/6/20 2017/6/20 2010/20	2617-06-25 2617-06-25 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27	1134.56 1135.36 1116.45 1120.35 1135.55 1138.31 1143.2 1144.32 1144.32 1146.42 1146.31 1150.23	Parkie PUCP PLACA. F47103 F47103 F47103 F47103 LIH277 AEJ508 ATV338 CIEB70 F8L300 NMA265 B01545	CODEGOPUCP 20111002 20111094 20111094 20111093 20111003 20111002 20111002 20111003 20111004 20111004	MARTINEZ MEDINA ZANAERIA GOMERO BASILO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANAERIA URBANO	AP MATERNO ESPINOZA LEANDRO CARDINIA VISQUEZ GUERE ESPINOZA ESPINOZA ESPINOZA GUERE DE LA CRUZ CARDICHA FERINANDEZ	NOMBRES LOURDES M BRIAN NRCO EDSON JOEL LUIS ENRIQ CRISTIWN A. LOURDES M. LOURDES M. LOURDES M. LOURDES M. ELLIEL ARM. EDSON JOEL MATHEUS F.
2017/02#	2617-06-25 2617-06-25 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27	1134.56 1135.36 1116.45 1120.35 1135.55 1138.31 1143.2 1144.32 1144.32 1146.42 1146.31 1150.23	Parkie PUCP PLACA. F47103 F47103 F47103 F47103 LIH277 AEJ508 ATV338 CIEB70 F8L300 NMA265 B01545	CODEGOPUCP 20111002 20111094 20111094 20111093 20111003 20111002 20111002 20111003 20111004 20111004	MARTINEZ MEDINA ZANAERIA GOMERO BASILO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANAERIA URBANO	AP MATERNO ESPINOZA LEANDRO CARDINIA VISQUEZ GUERE ESPINOZA ESPINOZA ESPINOZA GUERE DE LA CRUZ CARDICHA FERINANDEZ	NOMBRES LOURDES M BRIAN NRCO EDSON JOEL LUIS ENRIQ CRISTIWN A. LOURDES M. LOURDES M. LOURDES M. LOURDES M. ELLIEL ARM. EDSON JOEL MATHEUS F.
2017/4/20 2017/4/20 Datas del alumno Ca S Austido Faturno K S Austido Faturno K Austido Faturno K S Austido Faturno K S Austido Faturno K S Austido Faturno K Austido br>K Austido K	2617-06-25 2617-06-25 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27	1134.56 1135.36 1116.45 1120.35 1135.55 1138.31 1143.2 1144.32 1144.32 1146.42 1146.31 1150.23	Parkie PUCP PLACA. F47103 F47103 F47103 F47103 LIH277 AEJ508 ATV338 CIEB70 F8L300 NMA265 B01545	CODEGOPUCP 20111002 20111094 20111094 20111093 20111003 20111002 20111002 20111003 20111004 20111004	MARTINEZ MEDINA ZANAERIA GOMERO BASILO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANAERIA URBANO	AP MATERNO ESPINOZA LEANDRO CARDINIA VISQUEZ GUERE ESPINOZA ESPINOZA ESPINOZA GUERE DE LA CRUZ CARDICHA FERINANDEZ	NOMBRES LOURDES M BRIAN NRCO EDSON JOEL LUIS ENRIQ CRISTIWN A. LOURDES M. LOURDES M. LOURDES M. LOURDES M. ELLIEL ARM. EDSON JOEL MATHEUS F.
2017/6/20 2017/6/20 Autor del alumno Autor del alumno Autor del alumno Re 3 Autor del poecos Resource Resou	2617-06-25 2617-06-25 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27	1134.56 1135.36 1116.45 1120.35 1135.55 1138.31 1143.2 1144.32 1144.32 1146.42 1146.31 1150.23	Parkie PUCP PLACA. F47103 F47103 F47103 F47103 LIH277 AEJ508 ATV338 CIEB70 F8L300 NMA265 B01545	CODEGOPUCP 20111002 20111094 20111094 20111093 20111003 20111002 20111002 20111003 20111004 20111004	MARTINEZ MEDINA ZANAERIA GOMERO BASILO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANAERIA URBANO	AP MATERNO ESPINOZA LEANDRO CARDINIA VISQUEZ GUERE ESPINOZA ESPINOZA ESPINOZA GUERE DE LA CRUZ CARDICHA FERINANDEZ	NOMBRES LOURDES M BRIAN NRCO EDSON JOEL LUIS ENRIQ CRISTIWN A. LOURDES M. LOURDES M. LOURDES M. LOURDES M. ELLIEL ARM. EDSON JOEL MATHEUS F.
2017/4/20 2017/4/20 Datas del alumno Ca S Austido Faturno K S Austido Faturno K Austido Faturno K S Austido Faturno K S Austido Faturno K S Austido Faturno K Austido br>K Austido K	2617-06-25 2617-06-25 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27	1134.56 1135.36 1116.45 1120.35 1135.55 1138.31 1143.2 1144.32 1144.32 1146.42 1146.31 1150.23	Parkie PUCP PLACA. F47103 F47103 F47103 F47103 LIH277 AEJ508 ATV338 CIEB70 F8L300 NMA265 B01545	CODEGOPUCP 20111002 20111094 20111094 20111093 20111003 20111002 20111002 20111003 20111004 20111004	MARTINEZ MEDINA ZANAERIA GOMERO BASILO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANAERIA URBANO	AP MATERNO ESPINOZA LEANDRO CARDINIA VISQUEZ GUERE ESPINOZA ESPINOZA ESPINOZA GUERE DE LA CRUZ CARDICHA FERINANDEZ	NOMBRES LOURDES M BRIAN NRCO EDSON JOEL LUIS ENRIQ CRISTIWN A. LOURDES M. LOURDES M. LOURDES M. LOURDES M. ELLIEL ARM. EDSON JOEL MATHEUS F.
2017/0/20 Anterior of the second of the sec	2617-06-25 2617-06-25 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27	1134.56 1135.36 1116.45 1120.35 1135.55 1138.31 1143.2 1144.32 1144.32 1146.42 1146.31 1150.23	Parkie PUCP PLACA. F47103 F47103 F47103 F47103 LIH277 AEJ508 ATV338 CIEB70 F8L300 NMA265 B01545	CODEGOPUCP 20111002 20111094 20111094 20111093 20111003 20111002 20111002 20111003 20111004 20111004	MARTINEZ MEDINA ZANAERIA GOMERO BASILO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANAERIA URBANO	AP MATERNO ESPINOZA LEANDRO CARDINIA VISQUEZ GUERE ESPINOZA ESPINOZA ESPINOZA GUERE DE LA CRUZ CARDICHA FERINANDEZ	NOMBRES LOURDES M BRIAN NRCO EDSON JOEL LUIS ENRIQ CRISTIWN A. LOURDES M. LOURDES M. LOURDES M. LOURDES M. ELLIEL ARM. EDSON JOEL MATHEUS F.
2017/6/20 2017/6/20 Autor del alumno Autor del alumno Autor del alumno Re 3 Autor del poecos Resource Resou	2617-06-25 2617-06-25 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27	1134.56 1135.36 1116.45 1120.35 1135.55 1138.31 1143.2 1144.32 1144.32 1146.42 1146.31 1150.23	Parkie PUCP PLACA. F47103 F47103 F47103 F47103 LIH277 AEJ508 ATV338 CIEB70 F8L300 NMA265 B01545	CODEGOPUCP 20111002 20111094 20111094 20111093 20111003 20111002 20111002 20111003 20111004 20111004	MARTINEZ MEDINA ZANAERIA GOMERO BASILO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANAERIA URBANO	AP MATERNO ESPINOZA LEANDRO CARDINIA VISQUEZ GUERE ESPINOZA ESPINOZA ESPINOZA GUERE DE LA CRUZ CARDICHA FERINANDEZ	NOMBRES LOURDES M BRIAN NRCO EDSON JOEL LUIS ENRIQ CRISTIWN A. LOURDES M. LOURDES M. LOURDES M. LOURDES M. ELLIEL ARM. EDSON JOEL MATHEUS F.
2017/0/20 A constant of a function A const	2617-06-25 2617-06-25 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27	1134.56 1135.36 1116.45 1120.35 1135.55 1138.31 1143.2 1144.32 1144.32 1146.42 1146.31 1150.23	Parkie PUCP PLACA. F47103 F47103 F47103 F47103 LIH277 AEJ508 ATV338 CIEB70 F8L300 NMA265 B01545	CODEGOPUCP 20111002 20111094 20111094 20111093 20111003 20111002 20111002 20111003 20111004 20111004	MARTINEZ MEDINA ZANAERIA GOMERO BASILO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANAERIA URBANO	AP MATERNO ESPINICZA LEMORIO CANIONA WISQUEZ ESPINICZA ESPINICZA DUERE DE LA CRUZ DUERE DE LA CRUZ DUERE	NOMBRES LOURDES M BRIAN NRCO EDSON JOEL LUIS ENRIQ CRISTIWN A. LOURDES M. LOURDES M. LOURDES M. LOURDES M. ELLIEL ARM. EDSON JOEL MATHEUS F.
2017/0/20	2617-06-25 2617-06-25 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27 2617-06-27	1134.56 1135.36 1116.45 1120.35 1135.55 1138.31 1143.2 1144.32 1144.32 1146.42 1146.31 1150.23	Parkie PUCP PLACA. F47103 F47103 F47103 F47103 LIH277 AEJ508 ATV338 CIEB70 F8L300 NMA265 B01545	CODEGOPUCP 20111002 20111094 20111094 20111093 20111003 20111002 20111002 20111003 20111004 20111004	MARTINEZ MEDINA ZANAERIA GOMERO BASILO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANAERIA URBANO	AP MATERNO ESPINOZA LEANDRO CARDINIA VISQUEZ GUERE ESPINOZA ESPINOZA ESPINOZA GUERE DE LA CRUZ CARDICHA FERINANDEZ	NOMBRES LOURDES M BRIAN NRCO EDSON JOEL LUIS ENRIQ CRISTIWN A. LOURDES M. LOURDES M. LOURDES M. LOURDES M. ELLIEL ARM. EDSON JOEL MATHEUS F.

			Parkle PUCR	2			- P
	FECHA	HORA	PLACA.	CODIGOPUCP	AP PATERINO	AP MATERNO	NOWBRES
	2017-06-26	113455	F4Y163	20111002	MARTINEZ	ESPINOZA	LOURDES N_ 4
	2017-06-26	11.35:35	F4Y163	20111684	MEDINA	LEANDRO	BRIAN MICO_
	2017-06-27	11-16:45	F4V163	20111000	ZANABRIA	CARMONA	EDSON JOEL
- Co.	2017-06-27	11:20:35	F4Y163	20111859 20111003	GOMERO BASILIO	VASQUEZ	LUIS ENRIQ.
	2017-06-27 2017-06-27	11:35:55	LH277 AEJ588	20111003	MARTINEZ.	GUERE ESPINICZA	CRISTIAN A.
10 million 100	2017-06-27	11.43.2	ATW33B	20111002	MARTINEZ	ESPINOZA	LOURDES M_
	2017-06-27	11:44:32	CIE87Q	20111003	BASILIO	GUERE	CRISTIAN A.
	2017-05-27	11.46.42	FBL380	20111004	MARTINEZ.	DE LA CRUZ	ELUEL ARM
	2017-06-27 2017-06-27	11:48:31 11:50:23	AMA206 60Y545	20111000 20111001	ZANABRIA URBANO	CARNONA FERNANDEZ	EDSON JOEL MATHEUS F
Datos del alumno	2017-06-27	1153.4	G1U176	20111003	BASILIO	GUERE	GRISTIAN A
D							
4	1000			10- 10	distance of		
	-						
Apellialo Paterno	S.V.	2	4.		and the second s		
MARTINEZ	C A	-		10 C C C C C C C C C C C C C C C C C C C			
date/lido Materian		100	35	and the second second		VEINER	6a.
THE ACTING		Contraction of the last			100		ALC A
DELACRUZ		-		and the second second		1 1	
Nordras		1		1	-	-	1
ELLIEL ARMANDIO	1			4	1		No.1
Códiga				1		1.10	10 -
20111039	A COLUMN		-				
Datos del Ingreso	No. of Concession, Name				-		4
Place	and the second second				1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	nn	~
AUD515						100	22
the second se							
fecha y harv						(BOTTO B	
10124						Contraction of the local distance of the loc	
						acceso	
30376538	X - 42			1111			
20270420	X - 4-1		Parke PLKP	(NC)			
100	FECHA	HORA			4P PATERIA	AP MATERIA	+ =
100	FECHA 2012-06-24	HDRA 11 3444	PLACA	CODIGORUCP		AP MATERNAD	
100	FECH8. 2017-08-26 2017-08-26	11:34:56		20111002	4P'PATERNO MARTINEZ MEDINA	AP MATERNAO ESPINOZA LENNORO	+
100	2017-06-26 2017-06-26 2017-06-27	11:34:56 11:35:36 11:16:45	PLACA F4Y163 F4Y163 F4Y163 F4V163	20111002 20111604 20111604 20111000	MARTINEZ MEDINA ZANIABRIA	ESPINOZA LEANDRD CARMONA	BRAN NICO.
100	2017-06-26 2017-06-26 2017-06-27 2017-06-27 2017-06-27	11 34 56 11 35 36 11 16 45 11 20 35	PLACA F4Y163 F4Y163 F4Y163 F4V163 F4Y163	20111002 20111694 20111694 20111000 20111859	MARTINEZ MEDINA ZANABRIA GOMERO	ESPINOZA LEANDRD CARMONA VASQUEZ	LOURDES M. BRIAN NICO EDBON JOEL LUIS ENRIQ
100	2017-06-26 2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11 34 56 11 35 36 11 16 45 11 20 35 11 25 55	PLACA F4Y163 F4Y163 F4Y163 F4Y163 F4Y163 LIH277	C000G0PUCP 20111002 20111844 20111000 20111859 20111003	MARTINEZ MEDINA ZAMABRIA GOMERO BASILIO	ESPINOZA LEANDRD CARNONA VASQUEZ GUERE	LOURDES M. BRIAN NICO. EDSON JOEL LUIS ENRIQ CRISTIAN A.
100	2017-06-26 2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11 34 56 11 35 36 11 16 45 11 20 35 11 35 55 11 38 31	PLACA F4Y183 F4Y183 F4V183 F4V183 F4Y183 L1H277 AEJ588	C000G0PUCP 20111002 20111604 20111003 20111003 20111003 20111003	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ	ESPINOZA LEANDRD CARMONA VASQUEZ GUERE ESPINOZA	LOURDES M BRAN NICO. EDSON JOEL LUIS ENRIQ CRISTIAN A. LOURDES M
100	2017-06-26 2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11 34 56 11 35 36 11 16 45 11 20 35 11 25 55 11 38 31 11 43 2	PLACA F4Y163 F4Y163 F4Y163 F4Y163 LIH277 AEJ568 ATW338	CDDIGOPUCP 20111002 20111694 20111000 20111850 20111803 20111003 20111002	MARTINEZ MEDINA ZANABIRA GOMERO BASILIO MARTINEZ MARTINEZ	ESPINOZA LEANDRD CARLIONA VASOLEZ GUERE ESPINOZA ESPINOZA	LOURDES M. BRAN NICO EDSON JOEL LUIS ENRIQ CRISTIAN A. LOURDES M. LOURDES M.
100	2017-06-26 2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11 34 56 11 35 36 11 16 45 11 20 35 11 25 55 11 28 31 11 43 2 11 44 32 11 46 42	PLACA F4Y183 F4Y183 F4Y183 F4Y183 LIH277 AEJ588 ATW338 CHE870 F8L360	CDDIGDEUCP 20111002 20111084 20111089 20111089 20111003 20111002 20111002 20111003 20111004	MARTINEZ MEDINA 24MABRIA COMERO BASILIO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ	ESPINÓZA LEANDRO CARMONA VASOLEZ GUERE ESPINÓZA ESPINÓZA GLERE DE LA CRUZ	LOURDES M. BRAN NICO EDSON JOEL LUIS ENRICI CRISTIAN A. LOURDES M. LOURDES M. CRISTIAN A. ELLIEL ARM
100	2017-06-26 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11 34 56 11 35 36 11 16 45 11 20 35 11 35 55 11 38 31 11 43 2 11 44 32 11 46 42 11 48 31	PLACA, F4Y183 F4Y183 F4Y183 F4Y183 LIH077 AEJ588 ATIV338 CHE870 F8L380 ANA266	CDDIGOEUCP 20111002 20111604 20111600 20111859 20111603 20111602 20111002 20111002 20111003 20111004 20111004	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ ZANABRIA	ESPINÓZA LEANDRO CARMONA VASOLEZ GUERE ESPINOZA ESPINOZA GUERE DE LA CRUZ CARMÓNA	LOURDES M. BRAN NICO EDBON JOEL LUIS ENRIQ CRISTINIA A. LOURDES M. LOURDES M. CRISTINIA A. ELLE, ARM. EDBON JOEL
100	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:26:36 11:16:45 11:20:35 11:26:55 11:36:55 11:36:31 11:43:2 11:44:32 11:44:32 11:46:42 11:40:31 11:50:23	PLACA F4Y163 F4Y163 F4Y163 F4Y163 LIH0277 AEJ568 ATN/338 CIE870 F6L360 AMA266 B0Y545	CDDIGDEUCP 20111002 20111694 20111000 20111603 20111003 20111003 20111003 20111003 20111004 20111000 20111001	MARTINEZ MEDINA ZAMABRIA ISOMERO BASILIO MARTINEZ MARTINEZ BASILIO MARTINEZ ZAMABRIA URBANO	ESPINÓZA LEANDRO CARMONA VASOLEZ GUERE ESPINOZA ESPINOZA GLERE DE LA CRUZ CARMONA FERNANDEZ	LOURDES M. BRIAN NICO. EDSON JOEL UNIS ENRIC CRISTIANIA. LOURDES M. CRISTIANIA. ELLE, ARM. EDSON JOEL MATHEUS F
100	2017-06-26 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11 34 56 11 35 36 11 16 45 11 20 35 11 35 55 11 38 31 11 43 2 11 44 32 11 46 42 11 48 31	PLACA, F4Y183 F4Y183 F4Y183 F4Y183 LIH077 AEJ588 ATIV338 CHE870 F8L380 ANA266	CDDIGOEUCP 20111002 20111604 20111600 20111859 20111603 20111602 20111002 20111002 20111003 20111004 20111004	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ ZANABRIA	ESPINÓZA LEANDRO CARMONA VASOLEZ GUERE ESPINOZA ESPINOZA GUERE DE LA CRUZ CARMÓNA	LOURDES M. BRAN NICO EDBON JOEL LUIS ENRIQ CRISTINIA A. LOURDES M. LOURDES M. CRISTINIA A. ELLE, ARM. EDBON JOEL
atos del alumno	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:26:36 11:16:45 11:20:35 11:26:55 11:36:55 11:36:31 11:43:2 11:44:32 11:44:32 11:46:42 11:40:31 11:50:23	PLACA F4Y163 F4Y163 F4Y163 F4Y163 LIH0277 AEJ568 ATN/338 CIE870 F6L360 AMA266 B0Y545	CDDIGDEUCP 20111002 20111694 20111000 20111603 20111003 20111003 20111003 20111003 20111004 20111000 20111001	MARTINEZ MEDINA ZAMABRIA ISOMERO BASILIO MARTINEZ MARTINEZ BASILIO MARTINEZ ZAMABRIA URBANO	ESPINÓZA LEANDRO CARMONA VASOLEZ GUERE ESPINOZA ESPINOZA GLERE DE LA CRUZ CARMONA FERNANDEZ	LOURDES M. BRIAN NICO. EDSON JOEL UNIS ENRIC CRISTIANIA. LOURDES M. CRISTIANIA. ELLE, ARM. EDSON JOEL MATHEUS F
	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:26:36 11:16:45 11:20:35 11:26:55 11:36:55 11:36:31 11:43:2 11:44:32 11:44:32 11:46:42 11:40:31 11:50:23	PLACA F4Y163 F4Y163 F4Y163 F4Y163 LIH0277 AEJ568 ATN/338 CIE870 F6L360 AMA266 B0Y545	CDDIGDEUCP 20111002 20111694 20111000 20111603 20111003 20111003 20111003 20111003 20111004 20111000 20111001	MARTINEZ MEDINA ZAMABRIA ISOMERO BASILIO MARTINEZ MARTINEZ BASILIO MARTINEZ ZAMABRIA URBANO	ESPINÓZA LEANDRO CARMONA VASOLEZ GUERE ESPINOZA ESPINOZA GLERE DE LA CRUZ CARMONA FERNANDEZ	LOURDES M. BRIAN NICO. EDSON JOEL UNIS ENRIC CRISTIANIA. LOURDES M. CRISTIANIA. ELLE, ARM. EDSON JOEL MATHEUS F
The set of	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:26:36 11:16:45 11:20:35 11:26:55 11:36:55 11:36:31 11:43:2 11:44:32 11:44:32 11:46:42 11:40:31 11:50:23	PLACA F4Y163 F4Y163 F4Y163 F4Y163 LIH0277 AEJ568 ATN/338 CIE870 F6L360 AMA266 B0Y545	CDDIGDEUCP 20111002 20111694 20111000 20111603 20111003 20111003 20111003 20111003 20111004 20111000 20111001	MARTINEZ MEDINA ZAMABRIA ISOMERO BASILIO MARTINEZ MARTINEZ BASILIO MARTINEZ ZAMABRIA URBANO	ESPINÓZA LEANDRO CARMONA VASOLEZ GUERE ESPINOZA ESPINOZA GLERE DE LA CRUZ CARMONA FERNANDEZ	LOURDES M. BRIAN NICO. EDSON JOEL UNIS ENRIC CRISTIANIA. LOURDES M. CRISTIANIA. ELLE, ARM. EDSON JOEL MATHEUS F
atos del alumno	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:26:36 11:16:45 11:20:35 11:26:55 11:36:55 11:36:31 11:43:2 11:44:32 11:44:32 11:46:42 11:40:31 11:50:23	PLACA F4Y163 F4Y163 F4Y163 F4Y163 LIH0277 AEJ568 ATN/338 CIE870 F6L360 AMA266 B0Y545	CDDIGDEUCP 20111002 20111694 20111000 20111603 20111003 20111003 20111003 20111003 20111004 20111000 20111001	MARTINEZ MEDINA ZAMABRIA ISOMERO BASILIO MARTINEZ MARTINEZ BASILIO MARTINEZ ZAMABRIA URBANO	ESPINÓZA LEANDRO CARMONA VASOLEZ GUERE ESPINOZA ESPINOZA GLERE DE LA CRUZ CARMONA FERNANDEZ	LOURDES M. BRIAN NICO. EDSON JOEL UNIS ENRIC CRISTIANIA. LOURDES M. CRISTIANIA. ELLE, ARM. EDSON JOEL MATHEUS F
b totos del alumno p apelitide faterno	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:26:36 11:16:45 11:20:35 11:26:55 11:36:55 11:36:31 11:43:2 11:44:32 11:44:32 11:46:42 11:40:31 11:50:23	PLACA F4Y163 F4Y163 F4Y163 F4Y163 LIH0277 AEJ568 ATN/338 CIE870 F6L360 AMA266 B0Y545	CDDIGDEUCP 20111002 20111694 20111000 20111603 20111003 20111003 20111003 20111003 20111004 20111000 20111001	MARTINEZ MEDINA ZAMABRIA ISOMERO BASILIO MARTINEZ MARTINEZ BASILIO MARTINEZ ZAMABRIA URBANO	ESPINÓZA LEANDRO CARMONA VASOLEZ GUERE ESPINOZA ESPINOZA GLERE DE LA CRUZ CARMONA FERNANDEZ	LOURDES M. BRIAN NICO. EDSON JOEL UNIS ENRIC CRISTIANIA. LOURDES M. CRISTIANIA. ELLE, ARM. EDSON JOEL MATHEUS F
a Datos del alumno zo Austicio Pateno Martinoz	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:26:36 11:16:45 11:20:35 11:26:55 11:36:55 11:36:31 11:43:2 11:44:32 11:44:32 11:46:42 11:40:31 11:50:23	PLACA F4Y163 F4Y163 F4Y163 F4Y163 LIH0277 AEJ568 ATN/338 CIE870 F6L360 AMA266 B0Y545	CDDIGDEUCP 20111002 20111694 20111000 20111603 20111003 20111003 20111003 20111003 20111004 20111000 20111001	MARTINEZ MEDINA ZAMABRIA ISOMERO BASILIO MARTINEZ MARTINEZ BASILIO MARTINEZ ZAMABRIA URBANO	ESPINÓZA LEANDRO CARMONA VASOLEZ GUERE ESPINOZA ESPINOZA GLERE DE LA CRUZ CARMONA FERNANDEZ	LOURDES M. BRIAN NICO. EDSON JOEL UNIS ENRIC CRISTIANIA. LOURDES M. CRISTIANIA. ELLE, ARM. EDSON JOEL MATHEUS F
b totos del alumno p apelitide faterno	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:26:36 11:16:45 11:20:35 11:26:55 11:36:55 11:36:31 11:43:2 11:44:32 11:44:32 11:46:42 11:40:31 11:50:23	PLACA F4Y163 F4Y163 F4Y163 F4Y163 LIH0277 AEJ568 ATN/338 CIE870 F6L360 AMA266 B0Y545	CDDIGDEUCP 20111002 20111694 20111000 20111603 20111003 20111003 20111003 20111003 20111004 20111000 20111001	MARTINEZ MEDINA ZAMABRIA ISOMERO BASILIO MARTINEZ MARTINEZ BASILIO MARTINEZ ZAMABRIA URBANO	ESPINÓZA LEANDRO CARMONA VASOLEZ GUERE ESPINOZA ESPINOZA GLERE DE LA CRUZ CARMONA FERNANDEZ	LOURDES M. BRIAN NICO. EDSON JOEL UNIS ENRIC CRISTIANIA. LOURDES M. CRISTIANIA. ELLE, ARM. EDSON JOEL MATHEUS F
a Datos del alumno zo Austicio Pateno Martinoz	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:26:36 11:16:45 11:20:35 11:26:55 11:36:55 11:36:31 11:43:2 11:44:32 11:44:32 11:46:42 11:40:31 11:50:23	PLACA F4Y163 F4Y163 F4Y163 F4Y163 LIH0277 AEJ568 ATN/338 CIE870 F6L360 AMA266 B0Y545	CDDIGDEUCP 20111002 20111694 20111000 20111603 20111003 20111003 20111003 20111003 20111004 20111000 20111001	MARTINEZ MEDINA ZAMABRIA ISOMERO BASILIO MARTINEZ MARTINEZ BASILIO MARTINEZ ZAMABRIA URBANO	ESPINÓZA LEANDRO CARMONA VASOLEZ GUERE ESPINOZA ESPINOZA GLERE DE LA CRUZ CARMONA FERNANDEZ	LOURDES M. BRIAN NICO. EDSON JOEL UNIS ENRIC CRISTIANIA. LOURDES M. CRISTIANIA. ELLE, ARM. EDSON JOEL MATHEUS F
Autiko Materio Autiko Materio Autiko Materio Autiko Materio Barriozz	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:26:36 11:16:45 11:20:35 11:26:55 11:36:55 11:36:31 11:43:2 11:44:32 11:44:32 11:46:42 11:40:31 11:50:23	PLACA F4Y163 F4Y163 F4Y163 F4Y163 LIH0277 AEJ568 ATN/338 CIE870 F6L360 AMA266 B0Y545	CDDIGDEUCP 20111002 20111694 20111000 20111603 20111003 20111003 20111003 20111003 20111004 20111000 20111001	MARTINEZ MEDINA ZAMABRIA ISOMERO BASILIO MARTINEZ MARTINEZ BASILIO MARTINEZ ZAMABRIA URBANO	ESPINÓZA LEANDRO CARMONA VASOLEZ GUERE ESPINOZA ESPINOZA GLERE DE LA CRUZ CARMONA FERNANDEZ	LOURDES M. BRIAN NICO. EDSON JOEL UNIS ENRIC CRISTIANIA. LOURDES M. CRISTIANIA. ELLE, ARM. EDSON JOEL MATHEUS F
Autos del alumno Ro Autos del alumno Ro Autos hoterno Autos hoterno Autos hoterno Autos hoterno Autos hoterno Autos hoterno Autos hoterno Autos hoterno	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:26:36 11:16:45 11:20:35 11:26:55 11:36:55 11:36:31 11:43:2 11:44:32 11:44:32 11:46:42 11:40:31 11:50:23	PLACA F4Y163 F4Y163 F4Y163 F4Y163 LIH0277 AEJ568 ATN/338 CIE870 F6L360 AMA266 B0Y545	CDDIGDEUCP 20111002 20111694 20111000 20111603 20111003 20111003 20111003 20111003 20111004 20111000 20111001	MARTINEZ MEDINA ZAMABRIA ISOMERO BASILIO MARTINEZ MARTINEZ BASILIO MARTINEZ ZAMABRIA URBANO	ESPINÓZA LEANDRO CARMONA VASOLEZ GUERE ESPINOZA ESPINOZA GLERE DE LA CRUZ CARMONA FERNANDEZ	LOURDES M. BRIAN NICO. EDSON JOEL UNIS ENRIC CRISTIANIA. LOURDES M. CRISTIANIA. ELLE, ARM. EDSON JOEL MATHEUS F
b Control of the Academic Control of the Academic	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:26:36 11:16:45 11:20:35 11:26:55 11:36:55 11:36:31 11:43:2 11:44:32 11:44:32 11:46:42 11:40:31 11:50:23	PLACA F4Y163 F4Y163 F4Y163 F4Y163 LIH0277 AEJ568 ATN/338 CIE870 F6L360 AMA266 B0Y545	CDDIGDEUCP 20111002 20111694 20111000 20111603 20111003 20111003 20111003 20111003 20111004 20111000 20111001	MARTINEZ MEDINA ZAMABRIA ISOMERO BASILIO MARTINEZ MARTINEZ BASILIO MARTINEZ ZAMABRIA URBANO	ESPINÓZA LEANDRO CARMONA VASOLEZ GUERE ESPINOZA ESPINOZA GLERE DE LA CRUZ CARMONA FERNANDEZ	LOURDES M. BRIAN NICO. EDSON JOEL UNIS ENRIC CRISTIANIA. LOURDES M. CRISTIANIA. ELLE, ARM. EDSON JOEL MATHEUS F
Autiko Materio Autiko Materio Matiko Materio Matiko Materio Matiko Materio Matiko Mati	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:26:36 11:16:45 11:20:35 11:26:55 11:36:55 11:36:31 11:43:2 11:44:32 11:44:32 11:46:42 11:40:31 11:50:23	PLACA F4Y163 F4Y163 F4Y163 F4Y163 LIH0277 AEJ568 ATN/338 CIE870 F6L360 AMA266 B0Y545	CDDIGDEUCP 20111002 20111694 20111000 20111603 20111003 20111003 20111003 20111003 20111004 20111000 20111001	MARTINEZ MEDINA ZAMABRIA ISOMERO BASILIO MARTINEZ MARTINEZ BASILIO MARTINEZ ZAMABRIA URBANO	ESPINÓZA LEANDRO CARMONA VASOLEZ GUERE ESPINOZA ESPINOZA GLERE DE LA CRUZ CARMONA FERNANDEZ	LOURDES M. BRIAN NICO. EDSON JOEL UNIS ENRIC CRISTIANIA. LOURDES M. CRISTIANIA. ELLE, ARM. EDSON JOEL MATHEUS F
Anton del alumno No Antos del alumno No Antos del alumno No Anton del alumno Santos Anton del alumno Anton del alumno Alumno Anton del alumno Anton del alumno	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:26:36 11:16:45 11:20:35 11:26:55 11:36:55 11:36:31 11:43:2 11:44:32 11:44:32 11:46:42 11:40:31 11:50:23	PLACA F4Y163 F4Y163 F4Y163 F4Y163 LIH0277 AEJ568 ATN/338 CIE870 F6L360 AMA266 B0Y545	CDDIGDEUCP 20111002 20111694 20111000 20111603 20111003 20111003 20111003 20111003 20111004 20111000 20111001	MARTINEZ MEDINA ZAMABRIA ISOMERO BASILIO MARTINEZ MARTINEZ BASILIO MARTINEZ ZAMABRIA URBANO	ESPINÓZA LEANDRO CARMONA VASOLEZ GUERE ESPINOZA ESPINOZA GLERE DE LA CRUZ CARMONA FERNANDEZ	LOURDES M. BRIAN NICO. EDSON JOEL UNIS ENRIC CRISTIANIA. LOURDES M. CRISTIANIA. ELLE, ARM. EDSON JOEL MATHEUS F
Autiko Materio Autiko Materio Matiko Materio Matiko Materio Matiko Materio Matiko Mati	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:26:36 11:16:45 11:20:35 11:26:55 11:36:55 11:36:31 11:43:2 11:44:32 11:44:32 11:46:42 11:40:31 11:50:23	PLACA F4Y163 F4Y163 F4Y163 F4Y163 LIH0277 AEJ568 ATN/338 CIE870 F6L360 AMA266 B0Y545	CDDIGDEUCP 20111002 20111694 20111000 20111603 20111003 20111003 20111003 20111003 20111004 20111000 20111001	MARTINEZ MEDINA ZAMABRIA ISOMERO BASILIO MARTINEZ MARTINEZ BASILIO MARTINEZ ZAMABRIA URBANO	ESPINÓZA LEANDRO CARMONA VASOLEZ GUERE ESPINOZA ESPINOZA GLERE DE LA CRUZ CARMONA FERNANDEZ	LOURDES M. BRIAN NICO. EDSON JOEL UNIS ENRIC CRISTIANIA. LOURDES M. CRISTIANIA. ELLE, ARM. EDSON JOEL MATHEUS F
Anton del alumno No Antos del alumno No Antos del alumno No Anton del alumno Santos Anton del alumno Anton del alumno Alumno Anton del alumno Anton del alumno	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:26:36 11:16:45 11:20:35 11:26:55 11:36:55 11:36:31 11:43:2 11:44:32 11:44:32 11:46:42 11:40:31 11:50:23	PLACA F4Y163 F4Y163 F4Y163 F4Y163 LIH0277 AEJ568 ATN/338 CIE870 F6L360 AMA266 B0Y545	CDDIGDEUCP 20111002 20111694 20111000 20111603 20111003 20111003 20111003 20111003 20111004 20111000 20111001	MARTINEZ MEDINA ZAMABRIA ISOMERO BASILIO MARTINEZ MARTINEZ BASILIO MARTINEZ ZAMABRIA URBANO	ESPINÓZA LEANDRO CARMONA VASOLEZ GUERE ESPINOZA ESPINOZA GLERE DE LA CRUZ CARMONA FERNANDEZ	LOURDES M. BRIAN NICO. EDSON JOEL UNIS ENRIC CRISTIANIA. LOURDES M. CRISTIANIA. ELLE, ARM. EDSON JOEL MATHEUS F
batos del alumno ba se se service serv	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:26:36 11:16:45 11:20:35 11:26:55 11:36:55 11:36:31 11:43:2 11:44:32 11:44:32 11:46:42 11:40:31 11:50:23	PLACA F4Y163 F4Y163 F4Y163 F4Y163 LIH0277 AEJ568 ATN/338 CIE870 F6L360 AMA266 B0Y545	CDDIGDEUCP 20111002 20111694 20111000 20111603 20111003 20111003 20111003 20111003 20111004 20111000 20111001	MARTINEZ MEDINA ZAMABRIA ISOMERO BASILIO MARTINEZ MARTINEZ BASILIO MARTINEZ ZAMABRIA URBANO	ESPINÓZA LEANDRO CARMONA VASOLEZ GUERE ESPINOZA ESPINOZA GLERE DE LA CRUZ CARMONA FERNANDEZ	LOURDES M. BRIAN NICO. EDSON JOEL UNIS ENRIC CRISTIANIA. LOURDES M. CRISTIANIA. ELLE, ARM. EDSON JOEL MATHEUS F
e Datos del alumno Datos del alumno Anelido Paterno Anelido Paterno Anelido Paterno Estro del Anelido Paterno Estro del Anelido Paterno Estro del Datos del Ingreso Patero	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:26:36 11:16:45 11:20:35 11:26:55 11:36:55 11:36:31 11:43:2 11:44:32 11:44:32 11:46:42 11:40:31 11:50:23	PLACA F4Y163 F4Y163 F4Y163 F4Y163 LIH0277 AEJ568 ATN/338 CIE870 F6L360 AMA266 B0Y545	CDDIGDEUCP 20111002 20111694 20111000 20111603 20111003 20111003 20111003 20111003 20111004 20111000 20111001	MARTINEZ MEDINA ZAMABRIA ISOMERO BASILIO MARTINEZ MARTINEZ BASILIO MARTINEZ ZAMABRIA URBANO	ESPINÓZA LEANDRO CARMONA VASOLEZ GUERE ESPINOZA ESPINOZA GLERE DE LA CRUZ CARMONA FERNANDEZ	LOURDES M. BRIAN NICO. EDSON JOEL UNIS ENRIC CRISTIANIA. LOURDES M. CRISTIANIA. ELLE, ARM. EDSON JOEL MATHEUS F
e Totos del alumno Datos del alumno Austiko haterno Austiko haterno Estimola Bonos Bon	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:26:36 11:16:45 11:20:35 11:26:55 11:36:55 11:36:31 11:43:2 11:44:32 11:44:32 11:46:42 11:40:31 11:50:23	PLACA F4Y163 F4Y163 F4Y163 F4Y163 LIH0277 AEJ568 ATN/338 CIE870 F6L360 AMA266 B0Y545	CDDIGDEUCP 20111002 20111694 20111000 20111603 20111003 20111003 20111003 20111003 20111004 20111000 20111001	MARTINEZ MEDINA ZAMABRIA ISOMERO BASILIO MARTINEZ MARTINEZ BASILIO MARTINEZ ZAMABRIA URBANO	ESPINÓZA LEANDRO CARMONA VASOLEZ GUERE ESPINOZA ESPINOZA GLERE DE LA CRUZ CARMONA FERNANDEZ	LOURDES M. BRIAN NICO. EDSON JOEL UNIS ENRIC CRISTIANIA. LOURDES M. CRISTIANIA. ELLE, ARM. EDSON JOEL MATHEUS F
e Datos del alumno Datos del alumno Anelido Paterno Anelido Paterno Anelido Paterno Estro del Anelido Paterno Estro del Anelido Paterno Estro del Datos del Ingreso Patero	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:26:36 11:16:45 11:20:35 11:26:55 11:36:55 11:36:31 11:43:2 11:44:32 11:44:32 11:46:42 11:40:31 11:50:23	PLACA F4Y163 F4Y163 F4Y163 F4Y163 LIH0277 AEJ568 ATN/338 CIE870 F6L360 AMA266 B0Y545	CDDIGDEUCP 20111002 20111694 20111000 20111603 20111003 20111003 20111003 20111003 20111004 20111000 20111001	MARTINEZ MEDINA ZAMABRIA ISOMERO BASILIO MARTINEZ MARTINEZ BASILIO MARTINEZ ZAMABRIA URBANO	ESPINOZA LEANDRO CARDONA VIZOLEZ ESPINOZA ESPINOZA GLERE ESPINOZA GLERE CARMORA FERNANDEZ GLERE	LOURDES M. BRIAN NICO. EDSON JOEL UNIS ENRIC CRISTIANIA. LOURDES M. CRISTIANIA. ELLE, ARM. EDSON JOEL MATHEUS F
e Totos del alumno Datos del alumno Austiko haterno Austiko haterno Estimola Bonos Bon	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	11:34:56 11:26:36 11:16:45 11:20:35 11:26:55 11:36:55 11:36:31 11:43:2 11:44:32 11:44:32 11:46:42 11:40:31 11:50:23	PLACA F4Y163 F4Y163 F4Y163 F4Y163 LIH0277 AEJ568 ATN/338 CIE870 F6L360 AMA266 B0Y545	CDDIGDEUCP 20111002 20111694 20111000 20111603 20111003 20111003 20111003 20111003 20111004 20111000 20111001	MARTINEZ MEDINA ZAMABRIA ISOMERO BASILIO MARTINEZ MARTINEZ BASILIO MARTINEZ ZAMABRIA URBANO	ESPINÓZA LEANDRO CARMONA VASOLEZ GUERE ESPINOZA ESPINOZA GLERE DE LA CRUZ CARMONA FERNANDEZ	LOURDES M. BRIAN NICO. EDSON JOEL UNIS ENRIC CRISTIANIA. LOURDES M. CRISTIANIA. ELLE, ARM. EDSON JOEL MATHEUS F

	FECHA	HORA	PLACA	CODIGOPUCP	AP.PATERNO	AP MATERNO	NOMERES	1
	2017-06-26	113455	F41153	20111002	MARTINEZ	ESPINOZA	LOURDESM	4
	2017-06-26	11:35:36	F4Y163	20111694	MEDINA	LEANDRO	BRIAN NICO	18
	2017-06-27	11:16:45	F4V163	20111000	ZANABRIA	CARMONA	EDSON JOEL	. 15
	2017-06-27	11:20:35	F4Y163	20111809	GOMERO	VASQUEZ	LUIS ENRIQ	ſ
THE REAL	2017-06-27	11:35:55	LIH277	20111003	BASILIO	GUERE	CRISTIANA_	
-	2017-06-27	11:38.31	AEJ588	20111002	MARTINEZ	ESPINOZA	LOURDES M.	1
1.000	2017-06-27	11:43.2	ATW338	20111002	WARTINEZ	ESPINOZA	LOURDES M.	
1	2017-06-27	11:44:32	CIE87Q	20111003	BASILIO	GUERE	CRISTIAN A.	
and the second se	2017-06-27	11:46.42	F8L380	20111004	MARTINEZ	DELACRUZ	ELLIEL ARM	
	2017-06-27	11:48:31	AMA255	20111000	ZAMABRIA	CARMONA	EDSON JOEL	
	2017-06-27	11:50.23	B0Y545	20111001	URBANO	FERMANDEZ	MATHEUS F_	25
atos del alumno	2017-06-27	11:53:4	C1U176	20111003	BASILIO	GUERE	CRISTIAN A_	
AperNido Materno	1		1000	and the second second	And in case of	1 1 1 1 1 1 1		
DELACRUZ Nantires BLUR ARMANDO Cadiga	1	1		1		+		
DELACRUZ Nontifices ISLIRARMANDO Colliga 20113004	-	-		1		t d	9	
DELA CRUZ Nontires BLUB, ARMANDO Cadiga	-	11				t di		
DELACRUZ Nontres Baltiz Amandoo Caliga 20113004	1	-		1		t	2	
atta CRUZ Nontres BLAR ARMANDO Coléga 2011/2004 Datos del Ingreso		111		1			2	
DELA CRUZ Navatives BLADL ARMANDO Caligan 2011/2004 Datos del Ingreso Pasca		111 10		1				
DELA CRUZ Navativel EL UR. ARMANDO Caliga 2013/004 Datos del Ingreso Parca AU(2293		111						
DELA CRUZ Navitivet BLIRL ARMANDO Coliga 2015004 Datos del Ingréso Parios Rado y bara		111		1		*	3	

Participant				Parkie PUCF					-
2017.86.26 1138.38 Fevrias 20111804 Zevrias EDMAIN ACCE EDMAIN	and the second s	FECHA	HORA	PLACA	CODIGOPUCP	AP PATERNO	AP.MATERNO	NONBRES	
2072-86-27 1136-85 Fevrias 20111000 Schwark Gouerna Users User									A
2017.06.27 1120.25 F4Y183 20111809 BASLO GUERCO GUERCO<			11.35.36		20111694		LEANDRO		1
2017.06.27 11.35.56 2011.1002 MARTINEZ EUFREX EU	A COLUMN TWO IS NOT								12
2017.86.27 1138.31 4E1688 20111002 M47TMEZ ESPN02A LOURDE M. 2017.86.27 1134.32 CH2N38 20111001 M47TMEZ ESPN02A LOURDE M. 2017.86.27 1134.32 CH2N58 20111001 M47TMEZ DE1A CR1Z EIBEN AGE 2017.86.27 1135.41 CH1N25 20111001 M47TMEZ DE1A CR1Z EIBEN AGE 2017.86.27 1135.41 CH1N25 20111001 BSPL0 DE1AC EIBEN AGE 2017.86.27 1135.41 CH1N75 20111001 BSPL0 DE1AC EIBEN AGE Aceded Roma BSSL0 DE1AC DE1AC DE1AC DE1AC CR3D Aceded Roma BSSL0 DE1AC DE1AC DE1AC DE1AC DE1AC Based	100 000								
201746-27 11:43.2 ATW338 20111002 M4RTMEZ EBPN02A CURDER M. Calco del alumno 201746-27 11:44.2 FR.380 20111001 M4RTMEZ EBPN02A CURDER M. EDEN02A EUROPER M. Calco del alumno 201746-27 11:44.2 FR.380 20111001 M4RTMEZ EDEN02A CURDER M. EDEN02A									
2017246-27 1144:32 CEB/20 20111004 MARTINEZ DELACE ELLER CEB/TALA ALMAN 2017246-27 1154:42 FEB/30 20111004 MARTINEZ DELACE DELACE ELLER ALMAN DELACE DELACE DELACE DELACE ELLER ALMAN DELACE DELACE DELACE DELACE DELACE ELLER ALMAN DELACE DELACE DELACE ELLER DELACE ELLER ALMAN DELACE DELACE ELLER DELACE ELLER ALMAN DELACE DELACE DELACE ELLER DELACE ELLER DELACE DELACE ELLER DELACE ELLER DELACE ELLER DELACE ELLER DELACE DELACE DELACE ELLER DELACE	and the								
201746-27 1146-42 20111001 2444EHRS ELACRAZ ELDEL AHAZE 201746-27 1150-21 B0195-85 20111001 2444EHRS EDAOHAZE ED									
2017.86.27 1148.31 AliA286 20111001 24446RA CAMPONA EDBONJOEL 2017.06.27 1152.21 BYSE 20111001 URBAND ERMONA EDBONJOEL NATHOURA NATHOURA NATHOURA NATHOURA NAT	1 mil 1								11.
2017.46.27 1150.21 B0Y546 20111001 URBANKO FERNANGEZ NATHEUSF. No 2017.36.27 1153.4 CTU178 20111001 URBANKO FERNANGEZ NATHEUSF. No 3 Ascelade Materno BASLO DUERE CRISTINA A. * Note 5 Ascelade Materno BASLO Excelade Materno SUBEE Note State Corstan Ascel D Corstan Ascel D Excelade Materno Subto Baslo Defensional Ascel D Excelade Materno Recision Baslo Excelade Materno Excelade Materno <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>									
Datos del alumno 201726-27 11524 CTUITE 20111001 BASELO DUERE CRESTIWA A *									
Datos del alumno to s Acceledado Patence Baselo Acceledado Patence Exercise Recise Recise Recise Recise Recise Baselo Acceledado Patence Acceledado Patence Baselo Acceledado									-12 L
λ J Acceleration Assach Acceleration Assach Acceleration	Datos del alumno	2017-00-27	1122.4	GIUTO	20111003	BOLD	LUERE	Crus net a.	1.0
Prace ZRC380 Noda y Nora 30 19 30 acceso									
ARCIBO Techuy teca JOI P-20	Appellato Matterno GUERE Monttres CRETAN ANGELO CONTRA ANGELO SOLLIDOT							3	
lecha y tora 30:19:30 attaso	Apellalo Materno GUERE Navatrei Constrain Anazi D Contgo Matizzoti Datos del Ingreso							2	
101930 attaco	Apolitido Matarno GUERE Navatres Costran Anazi D Costgo Statissos Datos del Ingreso				-			2	
32560	Analida Matama Guitris Costran Angel D Costran Angel D Sollizot Datos del Ingreso Pana				-			3	
	Apolitato Matterno GUERE Natatires Constrain Andel D Configo Statutos Datos del Ingreso Pauca ARICIBO							3	
	Apolitalo Maturno GUBRE Maxiares Costrano AnaGELO Costgo SOLLOS Datos del Ingreso Pauca ARC380 Jocha y Hora				-			2	

North Street of the second	FECHA.	HORA	PLACA	CODIGOPUCP	AP.PATERNO	APIMATERNO	NOMBRES	14
	2017-06-20	11:34:56	F4V163	20111002	MARTINEZ	ESPINOZA.	LOURDES M	-
and the second s	2017-06-26	11:30:36	F4Y153	20111694	MEDINA.	LEANDRO	ERIAN NICO.	5
	2017-06-27	11:10:45	F4V163	20111000	ZANABRIA	CARMONA.	EDSON JOEL	1.1.2
	2017-06-27	11:20:35	F4Y163	20111859	GOMERO	VASQUEZ	LUIS ENRIQ	T I
	2017-06-27	11:35:55	LIH277	20111003	BASILIO	GUERE	CRISTIAN A.	
10 July 10 10	2017-00-27	11:38:31	AE.(568	20111002	MARTINEZ	ESPINOZA	LOURDES M.	- 11
	2017-05-27	11:43:2	ATW/338	20111002	MARTINEZ	ESPINOZA	LOURDES M.	
	2017-06-27	11:44:32	CIE87Q	20111003	BASILIO	GUERE	CRISTIANA.	
	2017-06-27	11:40:42	F8L380	20111004	MARTINEZ	DELACRUZ	ELLIEL ARM_	
And I wanted a state of the sta	2017-00-27	11:48:31	AMA256	20111000	ZAMABRIA	CARMONA	EDSON JOEL	
	2017-06-27	11.50.23	B0Y545	20111001	URBANO	FERMANDEZ	MATHEUS F.	12
atos del alumno	2017-06-27	11.53.4	C10178	20111003	BASILIO	GUERE	CRISTIAN A.	1.0
Apellido Paterno URBAND Apellido Abderno				Ett	Ch.	VENEA		
LINEANIC Apellido Moderno repinancez Mandena Manteus razzor Codigo Zouzzoo Datos del Ingreso					No.			
URBANIZ Apelitela Moleccao restinance: Mandenas Mantesus Presser 2011 1901							2	
LINEANIC Apelitic Moderns restMACatz Mandress MATHELS FAELTY Codigo 2011/001 Datos del Ingreso Place					Ser 1		2	
LNEANIC Apelitich Moderno restmanicus mantress razzor Codigo Zostzion Datos del Ingreso Place ANEZOS					1999 P		2	

			Fance PUCP					
	FECHA	HORA	PLACA	CODIGOPUCP	AP PATERNO	AP MATERNO	NONBRES	11
	2017-06-25	11.34.56	F4Y163	20111002	MARTINEZ	ESPINOZA	LOURDES M	
	2017-06-26	11.35:36	F4Y163	20111694	MEDINA:	LEANDRO	BRIAN NECO	1
	2017-06-27	11:16:45	F4V163	20111000	ZANABRIA	CARMONA	EDSON JOEL	10
	2017-06-27	1120.35	F4Y163	20111859	GOMERO	VASOLIEZ	LUIS ENRIQ	
	2017-06-27	11.35.55	LBH277	20111003	BASILIO	GUERE	CRISTIAN A.	
1.0.0.00	2017-06-27	1138.31	AEJ588	20111002	MARTINEZ	ESPINOZA	LOURDES M	11
- T	2017-06-27	11432	ATW338	20111002	MARTINEZ	ESPINOZA	LOURDES M	
	2017-06-27	1144:32	CIE87Q	20111003	BASILIO	GUERE	CRISTIAN A	
A DECK	2017-06-27 2017-06-27	11:48:42	FBL380 AMA265	20111004 20111000	ZANABRIA	DE LA CRUZ CARMONA	ELUEL ARM	
A DECEMBER OF STREET	2017-06-27	1148.31 1150.23	B0Y545	20111000	URBANO	FERNANDEZ	EDSON JOEL MATHEUS F	10
	2017-06-27	1153.4	C1U176	20111003	BASEN	GUERE	CRISTIAN A	- S.
atos del alumno	2011-00-21	1152.6	GIUIRD	20111003	BASEA	POEKC	LIGSTING A.	
					100			
10								
3		250		COLUMN TWO IS	-			
	1.70		-		12			
	-T	10	. 6	0	E			
		1C	P	72	F			
2 Apolisio Paterno URBANO	0	1C	* E		Ē			
2 Apellide Paterno	0		. 6	PP-	Ê	VENEL	le.	
2 Apolisio Paterno URBANO	0			P	Ę,	VENEL	Rir.	
3 Apolido Paterno URBANO Apolido Materno FERNANCEZ	0		• 6	1	ą	VENE	Res	
2 Agolide Potenno UKSAN) Agolido Materno PERNANCE2 Nontires	10			i i	É.		Res.	
2 Ageolide Paterso URBANC Ageolide Adelerso PEDINANCEZ Nombres Nathrets REDY	10				É.		25.00	
2 Agolide Potenno UKSAN) Agolido Materno PERNANCE2 Nontires	-9				đ.	tener		
2 Ageolide Paterso URBANC Ageolide Adelerso PEDINANCEZ Nombres Nathrets REDY	9							
Apelido Paterno URISANO Apelido Adderno PSINANCEZ Novelnes Natrecto RESEV Cadigo	9							
2 Apolisk Paterno UlitzANC Apoliska Materno PESNANCIEZ Noodfres Marreus PSEDV Codigo 2011/301/							2	
2 Apolitik Paterno USBANO Apolitik Materno PERNANDEZ Noorieros Mataretos Fazzar Colipo 2012001 Datos del Ingreso Poese	9			F -				
2 Agelikk Paterno UBBANO Agelikk Katerno PENNANDEZ Namelos Namelos PAEDY Caligo 2013001 Datos del Ingreso Paces								
2 Apoliska Patornia LURBANCI Apoliska Materna PSINIANCEZ Materna Materna Materna Materna Datas del Ingreso Para								
2 Apolitide Patornio URBANC Apolitide Maternio PERNANCE2 Notifies Mathetes Natzpré Codigo 2012/001 Datos del Ingreso Parei								

1

	in the second seco		Parkie PUCP		1 an million	Longer	
	FECHA 2017-06-20	HORA 1134.55	PLACA F4Y163	20111002	MARTINEZ	AP MATERNO ESPINOZA	LOURDES M.
	2017-06-26	11:35.35	F4Y163	20111694	MEDINA	LEANDRO	BRIAN NICO.
planet.	2017-06-27 2017-06-27	11:16:45	F4V163 F4V163	20111000 20111859	ZANABRIA GOMERD	CARMONA VASQUEZ	EDSON JOEL
	2017-06-27	11:35:55	LIH277	20111003	BASILIO	GUERE	CRISTIAN A.
14	2017-06-27	11:38:31	AEJ588	20111002	MARTINEZ	ESPINOZA	LOURDESM
4- 80	2017-06-27 2017-06-27	11.432	ATW338 CIE870	20111002 20111003	MARTINEZ BASILIO	GUERE	LOURDES M_ CRISTIAN A
	2017-06-27	11:46.42	F8L380	20111004	MARTINEZ	DELACRUZ	ELLIEL ARM
100	2017-06-27 2017-06-27	11:48:31 11:50:23	AMA256 B0Y545	20111000	ZANABRIA URBANO	CARMONA FERMANDEZ	EDSON JOEL MATHEUS F
del alumno	2017 06-27	11:53.4	C10176	20111003	BASILIO	GUERE	CRISTIAN A_
	Held		- RESWO	1			
Nido Paterno			-		in		
SEAD STAR MARINA		105				VEILER	
RE		1. Ale		0	-	-	1
nderes:	2		1.	_	3	+ -	
STANANGELO	-	-			1		- 15
\$20	I Designed to the second		-	-	-		
111000					5 - 6	1	
atos del Ingreso	1						
	-				1000		1
C1U178							
ta y tiona						Three solars	0
12.25.20						denter logo	
8276/28						ecceso	
- 70	2.10			12101	1		
2	2.11		Parkie PUCP		·		* ^b ×
2	FECHA	HORA	Parkie PUCP PLACA	CODIGOPUCE		AP MATERINO	NONBRES
	FECHA 2017-05-25	HORA 11:34.55	Parkie PUCP PLACA F4Y163	CODIGOPUCP 20111002	MARTINEZ	ESPINOZA	NONBRES
6	FECHA 2017-06-25 2017-05-25 2017-05-27	HORA 11:34:56 11:35:36 11:16:45	Parkie PUCP PLACA F4Y103 F4Y103 F4Y103	CODIGOPUCP 20111002 20111094 20111000	MARTINEZ MEDINA ZANABRIA	ESPINOZA LEANDRO CARMONA	NONBRES
	FECHA 2017-06-25 2017-06-25 2017-06-27 2017-06-27	HORA 11:34:56 11:35:36 11:16:45 11:29:35	Parkie PUCP PLACA F4Y163 F4Y163 F4Y163 F4Y163	CODIGOPUCP 20111002 20111094 20111090 20111859	MARTINEZ NEDINA ZANABRIA GOMERO	ESPINOZA LEANDRO CARINONA VASQUEZ	NONBRES LOURDESN A BRIAN NICO EDSON JOEL LUIS ENRIQ
	FECHA 2017-06-25 2017-06-25 2017-06-27 2017-06-27 2017-06-27 2017-06-27	HORA 11:34:56 11:35:36 11:16:45 11:20:35 11:35:55	Parkie PUCP PLACA F4Y103 F4Y103 F4Y103 F4Y103 LIH277	CODIGOPUCP 20111092 20111094 20111090 20111859 20111000	MARTINEZ MEDINA ZANABRIA	ESPINOZA LEANDRO CARMONA	NONBRES LOURDES N. A BRIAN MCO. EDSON JOEL LUIS ENRIQ. CRISTIAN A.
0	FECHA 2017-06-26 2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	HORA 1134.56 11:26:36 11:10:45 11:20:35 11:20:35 11:30:55 11:30:31 11:43:2	Parkie PUCP PLACA F4Y103 F4Y103 F4Y103 F4Y103 F4Y103 LIH277 AEJ508 ATW338	CODIGOPUCE 20111094 20111094 20111090 20111089 20111093 20111092 20111092	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ MARTINEZ	ESPINOZA LEANDRO CARNONA WASQUEZ GUERE ESPINOZA ESPINOZA	NONBRES LOURDES M. A BRIAN MCO EDSON JOEL LUIS ENRIQ CRISTIAN A. LOURDES M. LOURDES M.
9	FECHA 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	HORA 11:34:56 11:35:36 11:15:45 11:29:36 11:29:35 11:29:3	Parkie PUCP PLACA F4Y103 F4Y103 F4Y103 F4Y103 LIH277 AEJ586 ATW338 CE670	CODIGOPUCP 20111092 20111094 20111090 20111899 20111003 20111003 20111002 20111003	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ MARTINEZ BASILIO	ESPINOZA LEANDRO CARNONA WASQUEZ GUERE ESPINOZA ESPINOZA GUERE	NONBRES LOURDESN. A BRAN MCC EDSON JOEL LUIS ENRIQ. CRISTINN A. LOURDESN. LOURDESN. CRISTINN A.
0	FECHA 2017-06-26 2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	HORA 1134.56 11:26:36 11:10:45 11:20:35 11:20:35 11:30:55 11:30:31 11:43:2	Parkie PUCP PLACA F4Y103 F4Y103 F4Y103 F4Y103 F4Y103 LIH277 AEJ508 ATW338	CODIGOPUCE 20111094 20111094 20111090 20111089 20111093 20111092 20111092	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ MARTINEZ	ESPINOZA LEANDRO CARNONA WASQUEZ GUERE ESPINOZA ESPINOZA	NONBRES LOURDES M. A BRIAN MCO EDSON JOEL LUIS ENRIQ CRISTIAN A. LOURDES M. LOURDES M.
0	FECHA 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	HORA 11:34:56 11:35:36 11:35:5	Parkie PUCP PLACA F4Y103 F4Y103 F4Y10 F4Y103 F4Y103 F4Y103 F4Y103 F4Y103 F4Y103 F4Y103 F	CODIGOPUCE 20111002 20111094 20111094 20111090 20111093 20111092 20111093 20111094 20111094 20111094	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANABRIA URBANO	ESPINOZA LEANDRO CARNONA VASQUEZ GUERE ESPINOZA ESPINOZA GUERE DE LA CRUZ CARNONA FERNANDEZ	INDINIBRES LOURDES M. A BRIAN MCO. EDS:0N JOEL LUS EXRIP. CRISTIMA A. LOURDES M. LOURDES M. LOURDES M. CRISTIMA A. EDS:0N JOEL MATHEUSE .
del alumno	FECHA. 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	HORA 11 34:56 11 35:36 11 10:45 11 20:36 11 30:56 11 30:56 11 30:56 11 30:56 11 30:56 11 30:56 11 40:21 11 44:32 11 44:31	Parkie PUCP PLACA F4Y103 F4Y103 F4Y103 LH277 AEJ568 ATW338 CEB70 F8L307 AM205	CODIGOPUCE 20111092 20111094 20111094 20111094 20111092 20111092 20111092 20111092 20111094 20111094	MARTINEZ MEDINA ZANAERIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ ZANAERIA	ESPINOZA LEANDRO CARNONA VASQUEZ GUERE ESPINOZA ESPINOZA ESPINOZA GUERE DE LA CRUZ CARNONA	NONBRES LOURDES N. & BRIAN MCO. EDSCN JOEL LUIS ENRIQ. CRISTIMA A. LOURDES N. CRISTIMA A. ELUEL ARM. EDSCN JOEL
del alumno	FECHA 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	HORA 11:34:56 11:35:36 11:35:5	Parkie PUCP PLACA F4Y103 F4Y103 F4Y10 F4Y103 F4Y103 F4Y103 F4Y103 F4Y103 F4Y103 F4Y103 F	CODIGOPUCE 20111002 20111094 20111094 20111090 20111093 20111092 20111093 20111094 20111094 20111094	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANABRIA URBANO	ESPINOZA LEANDRO CARNONA VASQUEZ GUERE ESPINOZA ESPINOZA GUERE DE LA CRUZ CARNONA FERNANDEZ	INDINIBRES LOURDES M. A BRIAN MCO. EDS:0N JOEL LUS EXRIP. CRISTIMA A. LOURDES M. LOURDES M. LOURDES M. CRISTIMA A. EDS:0N JOEL MATHEUSE .
9	FECHA 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	HORA 11:34:56 11:35:36 11:35:5	Parkie PUCP PLACA F4Y103 F4Y103 F4Y10 F4Y103 F4Y103 F4Y103 F4Y103 F4Y103 F4Y103 F4Y103 F	CODIGOPUCE 20111002 20111094 20111094 20111090 20111093 20111092 20111093 20111094 20111094 20111094	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANABRIA URBANO	ESPINOZA LEANDRO CARNONA VASQUEZ GUERE ESPINOZA ESPINOZA GUERE DE LA CRUZ CARNONA FERNANDEZ	INDINIBRES LOURDES M. A BRIAN MCO. EDS:0N JOEL LUS EXRIP. CRISTIMA A. LOURDES M. LOURDES M. LOURDES M. CRISTIMA A. EDS:0N JOEL MATHEUSE .
del alumno	FECHA 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	HORA 11:34:56 11:35:36 11:35:5	Parkie PUCP PLACA F4Y103 F4Y103 F4Y10 F4Y103 F4Y103 F4Y103 F4Y103 F4Y103 F4Y103 F4Y103 F	CODIGOPUCE 20111002 20111094 20111094 20111090 20111093 20111092 20111093 20111094 20111094 20111094	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANABRIA URBANO	ESPINOZA LEANDRO CARNONA VASQUEZ GUERE ESPINOZA ESPINOZA GUERE DE LA CRUZ CARNONA FERNANDEZ	INDINIBRES LOURDES M. A BRIAN MCO. EDS:0N JOEL LUS EXRIP. CRISTIMA A. LOURDES M. LOURDES M. LOURDES M. CRISTIMA A. EDS:0N JOEL MATHEUSE .
del alumno	FECHA 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	HORA 11:34:56 11:35:36 11:35:5	Parkie PUCP PLACA F4Y103 F4Y103 F4Y10 F4Y103 F4Y103 F4Y103 F4Y103 F4Y103 F4Y103 F4Y103 F	CODIGOPUCE 20111002 20111094 20111094 20111090 20111093 20111092 20111093 20111094 20111094 20111094	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANABRIA URBANO	ESPINOZA LEANDRO CARNONA VASQUEZ GUERE ESPINOZA ESPINOZA GUERE DE LA CRUZ CARNONA FERNANDEZ	INDINIBRES LOURDES M. A BRIAN MCO. EDS:0N JOEL LUS EXRIP. CRISTIMA A. LOURDES M. LOURDES M. LOURDES M. CRISTIMA A. EDS:0N JOEL MATHEUSE .
del alumno 2 Made Patrine Marco	FECHA 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	HORA 113455 113455 113455 11845 11845 11845 114452 114452 114452 114452 114452 115524	Parkie PUCP PLACA F4Y103 F4	CODIGOPUCE 20111002 20111094 20111094 20111090 20111093 20111092 20111093 20111094 20111094 20111094	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANABRIA URBANO	ESPINOZA LEANDRO CARNONA VASQUEZ GUERE ESPINOZA ESPINOZA GUERE DE LA CRUZ CARNONA FERNANDEZ	INDINIBRES LOURDES M. A BRIAN MCO. EDS:0N JOEL LUS EXRIP. CRISTIMA A. LOURDES M. LOURDES M. LOURDES M. CRISTIMA A. EDS:0N JOEL MATHEUSE .
A del alumno 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1	FECHA 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	HORA 113455 113455 113455 11845 11845 11845 114452 114452 114452 114452 114452 115524	Parkie PUCP PLACA F4Y103 F4Y103 F4Y10 F4Y103 F4Y103 F4Y103 F4Y103 F4Y103 F4Y103 F4Y103 F	CODIGOPUCE 20111002 20111094 20111094 20111090 20111093 20111092 20111093 20111094 20111094 20111094	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANABRIA URBANO	ESPINOZA LEANDRO CARNONA VASQUEZ GUERE ESPINOZA ESPINOZA GUERE DE LA CRUZ CARNONA FERNANDEZ	INDINIBRES LOURDES M. A BRIAN MCO. EDS:0N JOEL LUS EXRIP. CRISTIMA A. LOURDES M. LOURDES M. LOURDES M. CRISTIMA A. EDS:0N JOEL MATHEUSE .
Adel alumno 2 blade Paterno Marko spuez	FECHA 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	HORA 113455 113455 113455 11845 11845 11845 114452 114452 114452 114452 114452 115524	Parkie PUCP PLACA F4Y103 F4	CODIGOPUCE 20111002 20111094 20111094 20111090 20111093 20111092 20111093 20111094 20111094 20111094	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANABRIA URBANO	ESPINOZA LEANDRO CARNONA VASQUEZ GUERE ESPINOZA ESPINOZA GUERE DE LA CRUZ CARNONA FERNANDEZ	INDINIBRES LOURDES M. A BRIAN MCO. EDS:0N JOEL LUS EXRIP. CRISTIMA A. LOURDES M. LOURDES M. LOURDES M. CRISTIMA A. EDS:0N JOEL MATHEUSE .
del alumno aldo Paterno RAREIO RENO RE	FECHA 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	HORA 113455 113455 113455 11845 11845 11845 114452 114452 114452 114452 114452 115524	Parkie PUCP PLACA F4Y103 F4	CODIGOPUCE 20111002 20111094 20111094 20111090 20111093 20111092 20111093 20111094 20111094 20111094	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANABRIA URBANO	ESPINOZA LEANDRO CARNONA VASQUEZ GUERE ESPINOZA ESPINOZA GUERE DE LA CRUZ CARNONA FERNANDEZ	INDINIBRES LOURDES M. A BRIAN MCO. EDS:0N JOEL LUS EXRIP. CRISTIMA A. LOURDES M. LOURDES M. LOURDES M. CRISTIMA A. EDS:0N JOEL MATHEUSE .
A del alumno a del alumno sette baterno metto baterno sequez settes baterno sequez settes as sanacute	FECHA 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	HORA 113455 113455 113455 11845 11845 11845 114452 114452 114452 114452 114452 115524	Parkie PUCP PLACA F4Y103 F4	CODIGOPUCE 20111002 20111094 20111094 20111090 20111093 20111092 20111093 20111094 20111094 20111094	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANABRIA URBANO	ESPINOZA LEANDRO CARNONA VASQUEZ GUERE ESPINOZA ESPINOZA GUERE DE LA CRUZ CARNONA FERNANDEZ	INDINIBRES LOURDES M. A BRIAN MCO. EDS:0N JOEL LUS EXRIP. CRISTIMA A. LOURDES M. LOURDES M. LOURDES M. CRISTIMA A. EDS:0N JOEL MATHEUSE .
2 elede Palumno 2 elede Palemos enelo Maternos sequez esten Regue apor	FECHA 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	HORA 113455 113455 113455 11845 11845 11845 114452 114452 114452 114452 114452 115524	Parkie PUCP PLACA F4Y103 F4	CODIGOPUCE 20111002 20111094 20111094 20111090 20111093 20111092 20111093 20111094 20111094 20111094	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANABRIA URBANO	ESPINOZA LEANDRO CARNONA VASQUEZ GUERE ESPINOZA ESPINOZA GUERE DE LA CRUZ CARNONA FERNANDEZ	INDINIBRES LOURDES M. A BRIAN MCO. EDS:0N JOEL LUS EXRIP. CRISTIMA A. LOURDES M. LOURDES M. LOURDES M. CRISTIMA A. EDS:0N JOEL MATHEUSE .
2 ebbe Aderso squez estable Aderso squez estable Aderso squez estable Aderso	FECHA 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	HORA 113455 113455 113455 11845 11845 11845 114452 114452 114452 114452 114452 115524	Parkie PUCP PLACA F4Y103 F4	CODIGOPUCE 20111002 20111094 20111094 20111090 20111093 20111093 20111093 20111094 20111094 20111094	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANABRIA URBANO	ESPINOZA LEANDRO CARNONA VASQUEZ GUERE ESPINOZA ESPINOZA GUERE DE LA CRUZ CARNONA FERNANDEZ	INDINIBRES LOURDES M. A BRIAN MCO. EDS:0N JOEL LUS EXRIP. CRISTIMA A. LOURDES M. LOURDES M. LOURDES M. CRISTIMA A. EDS:0N JOEL MATHEUSE .
Adel alumno adel alumno 2 2 abdo Pateno ento Moteroo sport	FECHA 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	HORA 113455 113455 113455 11845 11845 11845 114452 114452 114452 114452 114452 115524	Parkie PUCP PLACA F4Y103 F4	CODIGOPUCE 20111002 20111094 20111094 20111090 20111093 20111093 20111093 20111094 20111094 20111094	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANABRIA URBANO	ESPINOZA LEANDRO CARNONA VASQUEZ GUERE ESPINOZA ESPINOZA GUERE DE LA CRUZ CARNONA FERNANDEZ	INDINIBRES LOURDES M. A BRIAN MCO. EDS:0N JOEL LUS EXRIP. CRISTIMA A. LOURDES M. LOURDES M. LOURDES M. CRISTIMA A. EDS:0N JOEL MATHEUSE .
A del alumno adel alumno adel alumno elito Paterno sevez sevez sevez sevez sevez sevez sevez sevez sevez tratos del Ingreso tenso	FECHA 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	HORA 113455 113455 113455 11845 11845 11845 114452 114452 114452 114452 114452 115524	Parkie PUCP PLACA F4Y103 F4	CODIGOPUCE 20111002 20111094 20111094 20111090 20111093 20111093 20111093 20111094 20111094 20111094	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANABRIA URBANO	ESPINOZA LEANDRO CARNONA VASQUEZ GUERE ESPINOZA ESPINOZA GUERE DE LA CRUZ CARNONA FERNANDEZ	INDINIBRES LOURDES M. A BRIAN MCO. EDS:0N JOEL LUS EXRIP. CRISTIMA A. LOURDES M. LOURDES M. LOURDES M. CRISTIMA A. EDISON JOEL MATHEUSE .
A del alumno a del alumno a del alumno etto baterno sector	FECHA 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	HORA 113455 113455 113455 11845 11845 11845 114452 114452 114452 114452 114452 115524	Parkie PUCP PLACA F4Y103 F4	CODIGOPUCE 20111002 20111094 20111094 20111090 20111093 20111093 20111093 20111094 20111094 20111094	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANABRIA URBANO	ESPINOZA LEANDRO CARNONA VASQUEZ GUERE ESPINOZA ESPINOZA GUERE DE LA CRUZ CARNONA FERNANDEZ	INDINIBRES LOURDES M. A BRIAN MCO. EDS:0N JOEL LUS EXRIP. CRISTIMA A. LOURDES M. LOURDES M. LOURDES M. CRISTIMA A. EDISON JOEL MATHEUSE .
del alumno	FECHA 2017-06-28 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	HORA 113455 113455 113455 11845 11845 11845 114452 114452 114452 114452 114452 115524	Parkie PUCP PLACA F4Y103 F4	CODIGOPUCE 20111002 20111094 20111094 20111090 20111093 20111093 20111093 20111094 20111094 20111094	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ BASILIO MARTINEZ ZANABRIA URBANO	ESPINOZA LEANDRO CARNONA VASQUEZ GUERE ESPINOZA ESPINOZA GUERE DE LA CRUZ CARNONA FERNANDEZ	INDINIBRES LOURDES M. A BRIAN MCO. EDS:0N JOEL LUS EXRIP. CRISTIMA A. LOURDES M. LOURDES M. LOURDES M. CRISTIMA A. EDISON JOEL MATHEUSE .

6			Parkie PUCP					*
	FECHA	HORA	FLACA	CODIGOPUCP	AP PATERNO	AP.MATERNO	NONBRES	
	2017-08-25	11:34:58	F4Y163	20111002	MARTINEZ	ESPINOZA	LOURDES M	
	2017-06-26 2017-06-27	11:35:38	F4Y163 F4V163	20111684	MEDINA ZANAERIA	LEANDRO	EDSON JOEL	
	2017-06-27 2017-05-27	11 16.45	F4Y163	20111050	GOMERO	VASOLIEZ	LUIS ENRIQ	11
	2017-05-27	11 35 55	LIH277	20111003	BASILIO	GUERE	CRISTIAN A.	
4	2017-05-27	11.38.31	AEJ588	20111002	MARTINEZ	ESPINOZA	LOURDES M.	
	2017-05-27	11432	ATW:338	20111002	MARTINEZ	ESPINOZA	LOURDES M.	
4 100	2017-08-27 2017-08-27	11.44.32 11.46.42	CIE870 F8L380	20111003 20111004	BASILIO MARTINEZ	CUERE DE LA CRUZ	CRISTIAN A.	
	2017-05-27	1148.31	AMA265	20111000	ZANAERIA	CARMONA	EDSON JOEL	
	2017-05-27	1150:23	801545	20111001	URBANG	FERMANDEZ	MATHEUS F	4
tos del alumno	2017-05-27	11.53.4	C1U175	20131003	BASILIO	GUERE	CRISTIAN A	
10 5 Apellido Paterno	JA.	A	-		in a state			
3432/0	3	100			1400-1			
Aperilide Materna	- A -		ENCH.			VELVE!	la.	
DIVERE	2.10	100	-	12.0			10.0	
Manbras	-		1000		-	4 -	7 10	
CREMAN ANGELO	1000		1				10	
Chilgo			1		1000	Ch. L	A DE	
2011000	-	-				W -		
Datos del Ingreso	the state of the s					n		
Place				1		na	~	
040165					1	10-		
						-		
fecha y hora						1070-021	137	
10.22.53						accesp		
10.22.53 2017/9/20								
2037/6/28			· · · · · · · · · · · · · · · · · · ·	1.25.2				_
	Z - 4		-	UNC.				
dastrikize	<u> </u>		Parkie PUCP	INC.	-			*
2057/6/28	FECHA	HORA	Parkie PUCP PLACA			APJMATERINO		
2057/6/28	2017-06-26	11:34:50	Parkie PUCP PLACA F4Y163	20111002	MARTINEZ	AP.MATERNO ESPINOZA	LOURDES M.	
2017/628	2017-06-26 2017-06-26	11.34.56 11.35.35	Parkie PUCP PLACA F4Y163 F4Y163	20111002 20111694	MARTINEZ	AP.MATERNO ESPINOZA LEANDRO	BRIAN NECO.	J. 8
dastrikize	2017-06-26 2017-06-26 2017-06-27	11.34.50 11.35.36 11.15.45	Parkie PUCP PLACA F4Y163 F4Y163 F4Y163 F4Y163	20111002 20111694 20111000	MARTINEZ MEDINA ZÁNABRIA	AP.MATERNO ESPINOZA LEANDRO CARNONA	EDURDES M. BRIAN NICO. EDSON JOEL	· · ·
danaca	2017-06-26 2017-06-25 2017-06-27 2017-06-27	11:34:56 11:35:36 11:16:45 11:20:35	Parkie PUCP PLACA F4Y163 F4Y163 F4Y163 F4Y163	20111002 20111694 20111000 20111859	MARTINEZ MEDINA ZANABRIA GOMERO	APJMATERNO ESPINOZA LEANDRO CARNONA VASQUEZ	LOURDES M. BRIAN NICO. EDSON JOEL LUIS ENRIQ	×
Januar	2017-06-26 2017-06-26 2017-06-27	11.34.50 11.35.36 11.15.45	Parkie PUCP PLACA F4Y163 F4Y163 F4Y163 F4Y163	20111002 20111694 20111000	MARTINEZ MEDINA ZÁNABRIA	AP.MATERNO ESPINOZA LEANDRO CARNONA	EDURDES M. BRIAN NICO. EDSON JOEL	×
20176-27	2017-06-26 2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	113456 113536 111645 112035 113656 113831 11432	Parkie PUCP PLACA Farrio3 Farrio3 Farrio3 Farrio3 LH277 AEJ598 ATW338	20111002 20111694 20111000 20111859 20111003 20111002 20111002	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ MARTINEZ	AP MATERNO LEANDRO CARNONA WISOUEZ DJERE ESPINICZA ESPINICZA	LOURDES M. BRIAN NICO. EDSON JOEL LUIS ENRIQ. CRISTIAN A. LOURDES M.	× •
Januar	2017-06-26 2017-06-25 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	113450 113530 111645 112035 113555 113831 11432 114432	Parkie PUCP PLACA F4Y163 F4Y163 F4Y163 F4Y163 LH277 AEJ586 ATW338 CHE370	20111002 20111694 20111000 20111859 20111003 20111002 20111002 20111003	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO	AP MATERINO ESPINOZA LEANDRO CARINONA VISSOLIEZ OUERE ESPINOZA ESPINOZA ESPINOZA	LOURDES M. BRIAN INICO. EDSON JOEL LUIS ENRIQ. CRISTIAN A. LOURDES M. CRISTIAN A.	×
Januar	2017-06-26 2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	1134,50 1135,36 1116,45 1120,35 1136,55 1138,31 1143,2 1144,32 1144,32	Parkie PUCP PLACA F4Y163 F4Y163 F4Y163 F4Y163 LH277 AEJ586 ATW338 CH6970 F8J380	20111002 20111694 20111000 20111899 20111003 20111002 20111002 20111002 20111003	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ	AP MATERNO ESPINOZA LEANDRO CARNONA WISOUEZ DUERE ESPINOZA ESPINOZA GUERE DU LA CRUZ	LOURDES M. BRIAN NICO EDSON JOEL LUIS ENRIQ CRISTIAN A. LOURDES M CRISTIAN A. ELLIEL ARM	× **
Januar	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	1134,50 1135,36 1116,45 1120,36 1136,56 1138,31 1143,2 1144,32 1144,32 1144,32	Parkie PUCP PLACA F4Y103 F4Y103 F4Y103 LH277 AEJ088 ATW338 CE870 F8L380 AMA206	20111002 20111694 20111000 20111859 20111003 20111003 20111002 20111003 20111004 20111004	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ ZANABRIA	AP.MATERNO ESPINOZA LEANDRO CARINONA WISOURZ OUERE ESPINOZA GUERE ESPINOZA GUERE CARMONA	LOURDES M. BRIAN NICO. EDSON JOEL LUIS ENRIQ. CRISTIAN A. LOURDES M. CRISTIAN A. ELUEL ARM. ELUEL ARM.	× • • •
2010/07	2017-06-26 2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	1134,50 1135,36 1116,45 1120,35 1136,55 1138,31 1143,2 1144,32 1144,32	Parkie PUCP PLACA F4Y163 F4Y163 F4Y163 F4Y163 LH277 AEJ586 ATW338 CH6870 F8J380	20111002 20111694 20111000 20111899 20111003 20111002 20111002 20111002 20111003	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ	AP MATERNO ESPINOZA LEANDRO CARNONA WISOUEZ DUERE ESPINOZA ESPINOZA GUERE DU LA CRUZ	LOURDES M. BRIAN NICO EDSON JOEL LUIS ENRIQ CRISTIAN A. LOURDES M CRISTIAN A. ELLIEL ARM	1 N
zatriczi ktos del alumno	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	1134,50 1135,30 1116,45 1130,55 1136,55 1136,55 1138,31 1143,2 11,44,32 11,44,32 11,46,42 11,46,31 1150,23	Parice PUCP PLACA Far103 Far10	20111002 20111694 20111000 20111899 20111003 20111002 20111002 20111003 20111004 20111004 20111004	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ EKSILIO MARTINEZ ZANABRIA URBANO	APJAATERINO ESPINOZA LEANDRO CARINORIA WASOLEZ DUERE ESPINOZA ESPINOZA ESPINOZA GJERE DE LA CRUZ CARINORIA FERIANDEZ	LOURDES M. BRIAN MICO EDSON JOEL LUIS ENRIQ CRISTIAN A. LOURDES M. CRISTIAN A. ELLIEL ARM. EDSON JOEL MATHEUS F.	21 St 1
20192	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	1134,50 1135,30 1116,45 1130,55 1136,55 1136,55 1138,31 1143,2 11,44,32 11,44,32 11,46,42 11,46,31 1150,23	Parice PUCP PLACA Far103 Far10	20111002 20111694 20111000 20111899 20111003 20111002 20111002 20111003 20111004 20111004 20111004	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ EKSILIO MARTINEZ ZANABRIA URBANO	APJAATERINO ESPINOZA LEANDRO CARINORIA WASOLEZ DUERE ESPINOZA ESPINOZA ESPINOZA GJERE DE LA CRUZ CARINORIA FERIANDEZ	LOURDES M. BRIAN MICO EDSON JOEL LUIS ENRIQ CRISTIAN A. LOURDES M. CRISTIAN A. ELLIEL ARM. EDSON JOEL MATHEUS F.	* · · · · · · · · · · · · · · · · · · ·
astrace	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	1134,50 1135,30 1116,45 1130,55 1136,55 1136,55 1138,31 1143,2 11,44,32 11,44,32 11,46,42 11,46,31 1150,23	Parice PUCP PLACA Far103 Far10	20111002 20111694 20111000 20111899 20111003 20111002 20111002 20111003 20111004 20111004 20111004	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ EKSILIO MARTINEZ ZANABRIA URBANO	APJAATERINO ESPINOZA LEANDRO CARINORIA WASOLEZ DUERE ESPINOZA ESPINOZA ESPINOZA GJERE DE LA CRUZ CARINORIA FERIANDEZ	LOURDES M. BRIAN MICO EDSON JOEL LUIS ENRIQ CRISTIAN A. LOURDES M. CRISTIAN A. ELLIEL ARM. EDSON JOEL MATHEUS F.	20 ×
2017/W/20 Atos del alumno	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	1134,50 1135,30 1116,45 1130,55 1136,55 1136,55 1138,31 1143,2 11,44,32 11,44,32 11,46,42 11,46,31 1150,23	Parice PUCP PLACA Far103 Far10	20111002 20111694 20111000 20111899 20111003 20111002 20111002 20111003 20111004 20111004 20111004	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ EKSILIO MARTINEZ ZANABRIA URBANO	APJAATERINO ESPINOZA LEANDRO CARINORIA WASOLEZ DUERE ESPINOZA ESPINOZA ESPINOZA GJERE DE LA CRUZ CARINORIA FERIANDEZ	LOURDES M. BRIAN MICO EDSON JOEL LUIS ENRIQ CRISTIAN A. LOURDES M. CRISTIAN A. ELLIEL ARM. EDSON JOEL MATHEUS F.	** ···· **
2018/20 Altors del alumno	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	1134,50 1135,30 1116,45 1130,55 1136,55 1136,55 1138,31 1143,2 11,44,32 11,44,32 11,46,42 11,46,31 1150,23	Parice PUCP PLACA Far103 Far10	20111002 20111694 20111000 20111899 20111003 20111002 20111002 20111003 20111004 20111004 20111004	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ EKSILIO MARTINEZ ZANABRIA URBANO	APJAATERINO ESPINOZA LEANDRO CARINORIA WASOLEZ DUERE ESPINOZA ESPINOZA ESPINOZA GJERE DE LA CRUZ CARINORIA FERIANDEZ	LOURDES M. BRIAN MICO EDSON JOEL LUIS ENRIQ CRISTIAN A. LOURDES M. CRISTIAN A. ELLIEL ARM. EDSON JOEL MATHEUS F.	** ··· · · · · · · · · · · · · · · · ·
2017/022	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	1134,50 1135,30 1116,45 1130,55 1136,55 1136,55 1138,31 1143,2 11,44,32 11,44,32 11,46,42 11,46,31 1150,23	Parice PUCP PLACA Far103 Far10	20111002 20111694 20111000 20111899 20111003 20111002 20111002 20111003 20111004 20111004 20111004	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ EKSILIO MARTINEZ ZANABRIA URBANO	APJAATERINO ESPINOZA LEANDRO CARINORIA WASOLEZ DUERE ESPINOZA ESPINOZA ESPINOZA GJERE DE LA CRUZ CARINORIA FERIANDEZ	LOURDES M. BRIAN MICO EDSON JOEL LUIS ENRIQ CRISTIAN A. LOURDES M. CRISTIAN A. ELLIEL ARM. EDSON JOEL MATHEUS F.	24 V
Jasteral Averleike Peterne Commo Averleike Peterne Commo Averleike Materne	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	1134,50 1135,30 1116,45 1130,55 1136,55 1136,55 1138,31 1143,2 11,44,32 11,44,32 11,46,42 11,46,31 1150,23	Parice PUCP PLACA Far103 Far10	20111002 20111694 20111000 20111899 20111003 20111002 20111002 20111003 20111004 20111004 20111004	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ ZANABRIA URBANIO BASILIO	APJAATERINO ESPINOZA LEANDRO CARINORIA WASOLEZ DUERE ESPINOZA ESPINOZA ESPINOZA GJERE DE LA CRUZ CARINORIA FERIANDEZ	LOURDES M. BRIAN MICO EDSON JOEL LUIS ENRIQ CRISTIAN A. LOURDES M. CRISTIAN A. ELLIEL ARM. EDSON JOEL MATHEUS F.	2 · · · · · · · · · · · · · · · · · · ·
2337/027	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	1134,50 1135,30 1116,45 1130,55 1136,55 1136,55 1138,31 1143,2 11,44,32 11,44,32 11,46,42 11,46,31 1150,23	Parice PUCP PLACA Far103 Far10	20111002 20111694 20111000 20111899 20111003 20111002 20111002 20111003 20111004 20111004 20111004	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ EKSILIO MARTINEZ ZANABRIA URBANO	APJAATERINO ESPINOZA LEANDRO CARINORIA WASOLEZ DUERE ESPINOZA ESPINOZA ESPINOZA GJERE DE LA CRUZ CARINORIA FERIANDEZ	LOURDES M. BRIAN MICO EDSON JOEL LUIS ENRIQ CRISTIAN A. LOURDES M. CRISTIAN A. ELLIEL ARM. EDSON JOEL MATHEUS F.	24 - C - C - C
2017/0/20 2017/0/20 tos del alumno tos del alumno Aveilde Paterne commo Aveilde Materne vascurz Nascurz Nascurz Nascurz	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	1134,50 1135,30 1116,45 1130,55 1136,55 1136,55 1138,31 1143,2 11,44,32 11,44,32 11,46,42 11,46,31 1150,23	Parice PUCP PLACA Far103 Far10	20111002 20111694 20111000 20111899 20111003 20111002 20111002 20111003 20111004 20111004 20111004	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ ZANABRIA URBANIO BASILIO	APJAATERINO ESPINOZA LEANDRO CARINORIA WASOLEZ DUERE ESPINOZA ESPINOZA ESPINOZA GJERE DE LA CRUZ CARINORIA FERIANDEZ	LOURDES M. BRIAN MICO EDSON JOEL LUIS ENRIQ. CRISTIAN A. LOURDES M. CRISTIAN A. ELLIEL ARM. EDSON JOEL MATHEUS F.	× 10+ ×
2017/0/20 2017/0/20 Alton del alumno atos del atos del alumno atos del alumno atos del alumno atos del alumno atos del alumno atos del atos del alumno atos del alumno atos del atos del a	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	1134,50 1135,30 1116,45 1130,55 1136,55 1136,55 1138,31 1143,2 11,44,32 11,44,32 11,46,42 11,46,31 1150,23	Parice PUCP PLACA Far103 Far10	20111002 20111694 20111000 20111899 20111003 20111002 20111002 20111003 20111004 20111004 20111004	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ ZANABRIA URBANIO BASILIO	APJAATERINO ESPINOZA LEANDRO CARINORIA WASOLEZ DUERE ESPINOZA ESPINOZA ESPINOZA GJERE DE LA CRUZ CARINORIA FERIANDEZ	LOURDES M. BRIAN MICO EDSON JOEL LUIS ENRIQ. CRISTIAN A. LOURDES M. CRISTIAN A. ELLIEL ARM. EDSON JOEL MATHEUS F.	*
2017/022	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	1134,50 1135,30 1116,45 1130,55 1136,56 1138,31 1143,2 11,44,32 11,44,32 11,46,42 11,46,31 1150,23	Parice PUCP PLACA Far103 Far10	20111002 20111694 20111000 20111899 20111003 20111002 20111002 20111003 20111004 20111004 20111004	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ ZANABRIA URBANIO BASILIO	APJAATERINO ESPINOZA LEANDRO CARINORIA WASOLEZ DUERE ESPINOZA ESPINOZA ESPINOZA GJERE DE LA CRUZ CARINORIA FERIANDEZ	LOURDES M. BRIAN MICO EDSON JOEL LUIS ENRIQ. CRISTIAN A. LOURDES M. CRISTIAN A. ELLIEL ARM. EDSON JOEL MATHEUS F.	2
2017/1/20 Autos del alumno to Autos del alumno to to Autos del alumno to to to	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	1134,50 1135,30 1116,45 1130,55 1136,56 1138,31 1143,2 11,44,32 11,44,32 11,46,42 11,46,31 1150,23	Parice PUCP PLACA Far103 Far10	20111002 20111694 20111000 20111899 20111003 20111002 20111002 20111003 20111004 20111004 20111004	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ ZANABRIA URBANIO BASILIO	APJAATERINO ESPINOZA LEANDRO CARINORIA WASOLEZ DUERE ESPINOZA ESPINOZA ESPINOZA GJERE DE LA CRUZ CARINORIA FERIANDEZ	LOURDES M. BRIAN MICO EDSON JOEL LUIS ENRIQ. CRISTIAN A. LOURDES M. CRISTIAN A. ELLIEL ARM. EDSON JOEL MATHEUS F.	24
2017/0/28 Detes del alumno Ro Apelide Paterno CONTRO Apelide Materno Mascines Ma	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	1134,50 1135,30 1116,45 1130,55 1136,56 1138,31 1143,2 11,44,32 11,44,32 11,46,42 11,46,31 1150,23	Parice PUCP PLACA Far103 Far10	20111002 20111694 20111000 20111899 20111003 20111002 20111002 20111003 20111004 20111004 20111004	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ ZANABRIA URBANIO BASILIO	APJAATERINO ESPINOZA LEANDRO CARINORIA WASOLEZ DUERE ESPINOZA ESPINOZA ESPINOZA GJERE DE LA CRUZ CARINORIA FERIANDEZ	LOURDES M. BRIAN MICO EDSON JOEL LUIS ENRIQ. CRISTIAN A. LOURDES M. CRISTIAN A. ELLIEL ARM. EDSON JOEL MATHEUS F.	*
2017/072	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	1134,50 1135,30 1116,45 1130,55 1136,56 1138,31 1143,2 11,44,32 11,44,32 11,46,42 11,46,31 1150,23	Parice PUCP PLACA Far103 Far10	20111002 20111694 20111000 20111899 20111003 20111002 20111002 20111003 20111004 20111004 20111004	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ ZANABRIA URBANIO BASILIO	APJAATERINO ESPINOZA LEANDRO CARINORIA WASOLEZ DUERE ESPINOZA ESPINOZA ESPINOZA GJERE DE LA CRUZ CARINORIA FERIANDEZ	LOURDES M. BRIAN MICO EDSON JOEL LUIS ENRIQ. CRISTIAN A. LOURDES M. CRISTIAN A. ELLIEL ARM. EDSON JOEL MATHEUS F.	*
2017/020	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	1134,50 1135,30 1116,45 1130,55 1136,56 1138,31 1143,2 11,44,32 11,44,32 11,46,42 11,46,31 1150,23	Parice PUCP PLACA Far103 Far10	20111002 20111694 20111000 20111899 20111003 20111002 20111002 20111003 20111004 20111004 20111004	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ ZANABRIA URBANIO BASILIO	APJAATERINO ESPINOZA LEANDRO CARINORIA WASOLEZ DUERE ESPINOZA ESPINOZA ESPINOZA GJERE DE LA CRUZ CARINORIA FERIANDEZ	LOURDES M. BRIAN MICO EDSON JOEL LUIS ENRIQ. CRISTIAN A. LOURDES M. CRISTIAN A. ELLIEL ARM. EDSON JOEL MATHEUS F.	× () ×
autorational autor	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	1134,50 1135,30 1116,45 1130,55 1136,56 1138,31 1143,2 11,44,32 11,44,32 11,46,42 11,46,31 1150,23	Parice PUCP PLACA Far103 Far10	20111002 20111694 20111000 20111899 20111003 20111002 20111002 20111003 20111004 20111004 20111004	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ ZANABRIA URBANIO BASILIO	APJAATERINO ESPINOZA LEANDRO CARINORIA WASOLEZ DUERE ESPINOZA ESPINOZA ESPINOZA GJERE DE LA CRUZ CARINORIA FERIANDEZ	LOURDES M. BRIAN MICO EDSON JOEL LUIS ENRIQ. CRISTIAN A. LOURDES M. CRISTIAN A. ELLIEL ARM. EDSON JOEL MATHEUS F.	× · · · · · · · · · · · · · · · · · · ·
23376/27	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	1134,50 1135,30 1116,45 1130,55 1136,56 1138,31 1143,2 11,44,32 11,44,32 11,46,42 11,46,31 1150,23	Parice PUCP PLACA Far103 Far10	20111002 20111694 20111000 20111899 20111003 20111002 20111002 20111003 20111004 20111004 20111004	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ ZANABRIA URBANIO BASILIO	AP IANTERINO ESANDRA ESANDRA ESANDRA UNISOLEZ OLIERE ESINIOZA ESINIOZA CARIONA GUERE CUERE	LOURDES M. BRIAN MICO EDSON JOEL LUIS ENRIQ. CRISTIAN A. LOURDES M. CRISTIAN A. ELLIEL ARM. EDSON JOEL MATHEUS F.	
2017/02	2017-06-26 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27 2017-06-27	1134,50 1135,30 1116,45 1130,55 1136,56 1138,31 1143,2 11,44,32 11,44,32 11,46,42 11,46,31 1150,23	Parice PUCP PLACA Far103 Far10	20111002 20111694 20111000 20111899 20111003 20111002 20111002 20111003 20111004 20111004 20111004	MARTINEZ MEDINA ZANABRIA GOMERO BASILIO MARTINEZ BASILIO MARTINEZ ZANABRIA URBANIO BASILIO	APJAATERINO ESPINOZA LEANDRO CARINORIA WASOLEZ DUERE ESPINOZA ESPINOZA ESPINOZA GJERE DE LA CRUZ CARINORIA FERIANDEZ	LOURDES M. BRIAN MICO EDSON JOEL LUIS ENRIQ. CRISTIAN A. LOURDES M. CRISTIAN A. ELLIEL ARM. EDSON JOEL MATHEUS F.	× () ×