
#### SISTEMAS DE REFERENCIA DEL ROBOT WIMAJO

#### **Autor: Willy Carrera**

En la figura 1 se muestra una representación del robot WIMAJO y sus respectivos sistemas de referencia.




#### MODELADO USANDO MATLAB DEL ROBOT WYMAJO DESGDL


Para realizar el modelado del robot se uso como herramienta el toolbox de robótica de Matlab, para la primara parte que corresponde a la definición grafica del modelo virtual del robot WYMAJO, se baso en el uso de los modelos de las articulaciones y eslabones que el toolbox presenta, para lo cual primero presentaremos estos indicando la manera en la que se los usará.

Estabón: Estructura que une dos articulaciones representada gráficamente mediante un línea negra.

Articulación: Estructura que corresponde a la unión de dos estabones y que se presentan para dos posibles formas de movimiento; giro (R- rebolution), desplazamiento (P-prismatic):



El de la izquierda corresponde a un giro axial del eslabón y el de la derecha a un giro radial ambos del tipo rebolution (R).



#### **ARTICULACIONES**

#### Desplazamiento axial (izquierda), desplazamiento radial (derecha).

A continuación procederemos a usar el comando "robot" mediante el cual iremos definiendo los parámetros D-H de cada una de las articulaciones y eslabones que corresponden de forma que logremos implementar el modelo virtual.

#### **ARTICULACIÓN 1**

Para ver los parámetros D-H de la articulación 1 se debe tener en cuenta lo siguiente:

De acuerdo a los ejes de las articulaciones 0 y 1 se tienen los sistemas de referencia S0 y S1 como se muestran en la figura 1.1.



Figura 1.1 Sistemas de referencia SO y S1

Si giramos un ángulo de 90° en el eje Z0, es decir, un giro en el eje Z0 que va desde X0 a Y0 tendremos el sistema S´0 mostrado en la figura 1.2.



La distancia a lo largo del eje Z0 que separa los 2 sistemas de referencia S0 y S1 es L1, por lo tanto d1 = L1. Una vez hecho esto, los dos sistemas de referencia coinciden, por lo tanto, a0 = a1 = 0. Si ahora giramos  $90^{\circ}$  el eje X'0 de Y'0 a Z'0, entonces nos queda el sistema de referencia S''0





Figura 4.3 Sistema de referencia S''3

El cual coincide con el sistema de referencia S1. Entonces los parámetros D-H de la articulación 4 serían:

#### 1<sup>er</sup> Grado de Libertad:

Tipo: R Giro: Axial

Longitud: l1=17.5cm



Para el primer grado de libertad, la posición del extremo está definida por los ejes coordenados xyz de colores azul, rojo y verde. La línea roja indica el soporte el cual no interviene en el modelo.

Los parámetros D-H usados son:

$\begin{vmatrix} 1 &  \theta_{1+90}     \theta_{1}  &  \theta_{1}  \end{vmatrix}$	GDL	θ	d	а	α
	1	θ1+90	l1	0	90

#### **ARTICULACIÓN 2**

En la figura 2.1 se muestran los sistemas de referencia S1 y S2, los cuales están ubicados en un mismo plano.




Se aprecia que el valor de  $\theta$  lo constituye el ángulo que gira la articulación 2=  $\theta$ 2, al estar ambos sistemas en un mismo plano respecto a Z1, d= 0; la distancia entre los sistemas a lo largo del eje X2 es a = L2 y no hay variación de ángulo con respecto al eje X2, entonces  $\alpha$  = 0.

Entonces los parámetros D-H de la articulación 2 serían:

#### 2<sup>do</sup> Grado de Libertad:

Tipo: R Giro: Radial

Longitud: I2=28cm



Para el 2do grado de libertad, la posición de la articulación está en el extremo del anterior y realiza un movimiento radial.

Los parámetros D-H usados son:

GDL	θ	d	а	α
1	θ1+90	l1	0	90
2	θ2	0	12	0

#### **ARTICULACIÓN 3**

Exactamente lo mismo sucede entre los sistemas 2 y 3.

En la figura 3.1 se muestran los sistemas de referencia S3 y S3, los cuales están ubicados en un mismo plano.




Figura 3.1 Sistemas de referencia S2 y S3  $\,$ 


Se aprecia que el valor de  $\theta$  lo constituye el ángulo que gira la articulación  $3=\theta 3$ , al estar ambos sistemas en un mismo plano respecto a Z2, d= 0; la distancia entre los sistemas a lo largo del eje X3 es a = L3 y no hay variación de ángulo con respecto al eje X3, entonces  $\alpha$  = 0.

Entonces los parámetros D-H de la articulación 2 serían:

#### 3<sup>er</sup> Grado de Libertad:

Tipo: R Giro: Radial

Longitud: I3=28cm



Para el 3er grado de libertad, la posición de la articulación está en el extremo del anterior y realiza un movimiento radial.

Los parámetros D-H usados son:

GDL	θ	d	а	α
1	θ1+90	l1	0	90
2	θ2	0	12	0
3	θ3	0	l3	0

#### **ARTICULACIÓN 4**

Para ver los parámetros D-H de la articulación 4 se debe tener en cuenta lo siguiente:

De acuerdo a los ejes de las articulaciones 3 y 4 se tienen los sistemas de referencia S3 y S4 como se muestran en la figura 4.1.



Figura 4.1 Sistemas de referencia S3 y S4

Si giramos un ángulo de -90° en el eje Z3, es decir, un giro en el eje Z3 que va desde Y3 a X3 tendremos el sistema S´3 mostrado en la figura 4.2.




Figura 4.2 Sistema de referencia S´3

Si los 2 sistemas de referencia S3 y S4 coinciden, entonces las distancias d4 y a4 son ceros.

Finalmente si giramos  $\alpha 4 = -90^{\circ}$ , es decir 90° en el eje X'3 en el sentido de Z'3 a Y'3 (negativo), tendremos el sistema S''3 mostrado en la figura 4.3.



Figura 4.3 Sistema de referencia S''3


Este sistema de referencia S''3 coincide con el sistema de referencia S4 mostrado en la figura 4.1.

Entonces los parámetros D-H de la articulación 4 serían:

#### 4<sup>to</sup> Grado de Libertad:

Tipo: R Giro: Radial

Longitud: I4=19cm



Para el 4to grado de libertad, la posición de la articulación está en el extremo del anterior, pero se ha definido de longitud cero para poder situar la articulación del siguiente eslabón en el mismo lugar y con un movimiento axial.

Los parámetros D-H usados son:

GDL	θ	d	а	α
1	θ1+90	l1	0	90
2	θ2	0	12	0
3	θ3	0	13	0
4	θ4–90	0	0	-90

#### **ARTICULACIÓN 5**

En la figura 5.1 se muestran los sistemas de referencia S4 y S5, los cuales están ubicados en un mismo plano.




Figura 5.1 Sistemas de referencia S4 y S5


Se aprecia que el valor de  $\theta$  lo constituye el ángulo que gira la articulación  $5 = \theta 5$ ; la distancia entre los sistemas de referencia a lo largo del eje Z4 es d= L4 + L5; una vez desplazado el S4 la distancia d, ambos sistemas coinciden y por lo tanto a = 0; y además no hay variación de ángulo con respecto al eje X5, entonces  $\alpha$  = 0.

Entonces los parámetros D-H de la articulación 5 serían:

#### 5<sup>to</sup> Grado de Libertad:

Tipo: R Giro: Radial

Longitud: I5=19cm



Para el 5to grado de libertad, la posición de la articulación está en el extremo del anterior, se ha definido el eslabón de longitud igual a l4+l5 girando estos de manera axial.


Los parámetros D-H usados son:

GDL	θ	d	а	α
1	θ1+90	l1	0	90
2	θ2	0	12	0
3	θ3	0	13	0
4	θ4–90	0	0	-90
5	θ5	l4+l5	0	0

Resumiendo, en la tabla siguiente se tienen los parámetros D-H del robot de 5GDL WIMAJO:

Articulación	Θ	d	а	α
1	Θ <sub>1</sub> + 90°	L1	0	90°
2	$\Theta_2$	0	L2	0
3	$\Theta_3$	0	L3	0
4	Θ <sub>4</sub> - 90°	0	0	-90°
5	Θ <sub>5</sub>	L4 + L5	0	0


Para el modelo completo mostrado el efector final estaría orientado con el eje z en dirección con el último eslabón.



#### Actividades de medición

#### **Autor: Willy Carrera**

#### 1. Longitud de cada eslabón



**L1 = 17.5 cm**, con ejes Zo Y  $Z_1$  a 2 cm de distancia d.



Z<sub>1</sub>

L2 = 28 cm, ejes paralelos.

L3 = 28 cm, ejes paralelos.

**L4 = 19 cm**, del harmonic drive del M4 hasta el harmonic drive del motor 5, ejes en cuadratura, con d = 0cm.

L5 = 09 cm, del harmonic drive del M5 hasta el centro del gripper.

#### 2. <u>Verificación de los ángulos de rotación de cada articulación</u>

 $\theta$ 1 = ± 360°

 $-45^{\circ} \le \theta 1 \le 225^{\circ}$ 

 $-135^{\circ} \leq \ \theta 1 \ \leq 135^{\circ}$ 

-135°≤ θ1 ≤ 135°

 $\theta$ 1 = ± 360°

## 3. Peso de cada eslabón

Peso de la carga:	1	Kg 1
Peso que maneja el M5:	1.973	2.973
Peso del gripper más casco del M5:	1.973	
<b>Peso que maneja el M4:</b> Peso del	1.86	4.833
M5	0.13	
alma,brida,harmonic drive del M5	0.394	
acople del eslabón 4 y 5	0.795	
casco del M4	0.541	
Peso que maneja el M3: Peso del	4.941	9.774
M4	0.507	
estructura, brida, rodamientos, tornillos	1.204	
eslabón une M3 y M4	2.096	
casco del M3	1.134	
Peso que maneja el M2: Peso del	6.278	16.052
M3 estructura, rodamientos, distanciador,	1.377	
tapa	1.519	
bridas y harmonic drive	0.513	
tornillos	0.053	
eslabón une M2 y M3	2.816	
Peso que maneja el M1: Peso del	8.477	24.529
M2	1.385	
estructura, har.drive, distanciador,		
rodamientos, disco, tornillos	2.778	
casco del M2	1.07	
acople de eslabón 1 y 2	2.6	
tapa de acople	0.644	
Adicionalmente se tienen los siguientes peso		
Motor M1	1.36	
anillo ditanciador, harmonic drive	0.516	
alma con anillo de tapa	2.011	

# **Magmotor**



## 50-100 oz-in Continuous Torque

# **Key Performance Features:**

- High Energy Neodymium Magnets
- Peak Torque to 1000 oz-in
- Excellent Torque to Weight Ratio
- Encoder Ready
- 12-120 VDC Typical

S23 BRUSHED SERVO MOTOR SERIES

# Motor Characteristics

FRAME SIZE	STACK LENGTH	PEAK STALL TORQUE (T <sub>p</sub> ) OZ-IN	CONT. STALL TORQUE (T <sub>c</sub> ) OZ-IN	ROTOR INERTIA (J <sub>M</sub> ) OZ-IN-SEC <sup>2</sup>	FRICTION TORQUE (T <sub>F</sub> ) OZ-IN	THERMAL RESISTANCE (RM) °C/WATT	MAX RECOMMEND SPEED RPM	MAX WINDING TEMP. C°	POWER RANGE W	WEIGHT LB
S23 -	100	500	50	0.006	5	4.5	4000	155	70	2
S23 -	200	800	75	0.010	6	4.0	4000	155	100	2.6
S23 -	285	1000	100	0.014	7	3.5	4000	155	130	3.2

## Sample Windings Consult magmotor application staff for other available windings

		S23 -	- 100		S23 200					S23 285				
	E	G	ı	K	F	Н	J	М		E	G	ı	K	
Torque Constant (Kt) oz-in/amp	5.1	8.0	13.0	20.1	12.8	19.3	30.4	60.8		14.4	22.7	36.2	56.3	
<b>Voltage Constant (Ke)</b> Volts/Krpm	3.7	6.0	9.6	14.9	9.4	14.3	22.5	45.0		0.6	16.8	26.8	41.5	
Term. Resistance (Rt) Ohms (cold)	0.5	0.7	1.45	3.15	0.65	1.35	2.86	10.32		0.5	1.9	2.5	5.5	
Peak Current (A) Amps	75	48	24	15	75	48	24	15		75	48	24	15	
Cont. Current (A) Amps	7.3	4.7	3.0	2.0	7.3	4.7	3.0	2.0		7.3	4.7	3.0	2.0	

VALUES AS LISTED ARE TEST CONDITIONS, ACTUAL RESULTS MAY VARY


## S23 Series Options

- Optical Encoders
- Tachometers and Brakes
- Application Specific Windings and Mechanical designs
- Custom Cables and Connectors
- NEMA 23 Flange Mounting
- For more options, see magmotor. com custom solutions, or call us.

# **Typical Applications**

- Semiconductor Equipment
- Medical Equipment
- Automated Assembly Machines
- Laboratory Equipment
- Pharmaceutical Equipment
- X-Y-Z Positioning Machines









## 80-250 oz-in Continuous Torque

# **Key Performance Features:**

- High Energy Neodymium Magnets
- Peak Torque to 1700 oz-in
- Excellent Torque to Weight Ratio
- Encoder Ready
- Low Voltage High Performance Design is Available
- 12-120 VDC Typical

S28 BRUSHED SERVO MOTOR SERIES

# Motor Characteristics

FRAME STACK SIZE LENGTH	PEAK STALL TORQUE (T <sub>p</sub> ) OZ-IN	CONT. STALL TORQUE (T <sub>c</sub> ) OZ-IN	ROTOR INERTIA (J <sub>M</sub> ) OZ-IN-SEC <sup>2</sup>	FRICTION TORQUE (T <sub>F</sub> ) OZ-IN	THERMAL RESISTANCE (RM) °C/WATT	MAX RECOMMEND SPEED RPM	MAX WINDING TEMP. C°	POWER RANGE W	WEIGHT LB
S28 100	900	80	0.01	6	3.7	4000	155	80	3
S28 200	1300	130	0.02	7	2.9	4000	155	150	4
S28 300	1500	200	0.025	8	2.3	4000	155	200	5.5
S28 400	1700	250	0.04	9	1.8	4000	155	250	6.8

## Sample Windings

CONSULT MAGMOTOR APPLICATION STAFF FOR OTHER AVAILABLE WINDINGS

•		S28 -	- 100			S28 200					S28 300					S28 400			)
	E	G	I	K	Н	E	G	ı	K	_	E	G	ı	K	<u> </u>	E	G	I	K
Torque Constant (Kt) oz-in/amp	8.8	14.1	22.9	36.4		17.5	27.9	44.8	71.1		27.5	40.6	65.6	104.1		34.4	56.1	89.0	134.6
Voltage Constant (Ke) Volts/Krpm	6.50	10.4	17.0	26.9		13.0	20.6	33.1	52.6		19.3	30.0	48.5	77.0		25.4	41.5	65.8	99.5
Term. Resistance (Rt) Ohms (cold)	0.5	0.9	1.3	3.4		0.8	2.0	3.4	7.0		0.8	1.4	4.5	9.8		0.83	2.2	5.5	12.2
Peak Current (A) Amps	60	36	23	15		60	36	23	15		60	36	23	15		60	36	23	15
Cont. Current (A) Amps	9	5	3	2		9	5	3	2		9	5	3	2		9	5	3	2

VALUES AS LISTED ARE TEST CONDITIONS, ACTUAL RESULTS MAY VARY


## S28 Series Options

- Optical Encoders
- Tachometers, Brakes and Gear Boxes
- Custom Cables and Connectors
- IP 65 Sealing
- NEMA 34 Flange Mounting
- For more options, see magmotor.com custom solutions, or call us.

# **Typical Applications**

- Packaging Machines
- Machine Tools
- Coil Winders
- Electric Vehicles
- Material Handling Equipment
- Textile Machines











## ▼ Key Performance Features

- CE Compliant
- · High Energy Neodymium Magnets
- Peak Torque to 150 oz-in
- Excellent Torque to Weight Ratio
- 1.5" Motor Diameter is Ideal for Restricted Space Applications
- High RPM Operation
- ISO 9001:2001‡

S15 BRUSHED SERVO MOTOR SERIES

#### **▼** Motor Characteristics

FRAME SIZE	STACK LENGTH	Peak Stall Torque (Tp)	Cont. Stall Torque (Tc)	Rotor Inertia (Jm)	Friction Torque (Tf)	Thermal Resistance (Rth)	Max Recommend Speed	Max Winding Temp	Elect Time Constant (Te)	Length (L)	Weight (W)
		oz-in	oz-in	oz-in-sec²	oz-in	degC/Watt	RPM	Co.	msec	in.	lb.
S15	- 100	75	10	.00027	2	6.5	6,000	155	.25	2.5	.6
S15	- 150	120	15	.0004	2.5	4.7	6,000	155	.25	3,0	.82
<b>S15</b>	- 250	150	25	.0006	3	3.0	6,000	155	.25	4.0	1.2


#### **▼** Sample Windings

		S15	-100			S15-	150			\$15	250		MAGMOTOR FACT
	1	K	М	0	1	K	М	0		K	М	0	For Application
Torque Constant (Kt) oz-in√amp	1.2	1.9	3.0	4.5	1.8	2.9	4.6	7.3	3.0	4.8	7.8	12.0	
/oltage Constant (Ke) Volts/Krpm	0.9	1.4	2.3	3.3	1.4	2.2	3.4	5.4	2.2	3.5	5.6	8.9	Specific Motor
Arm. Resistance (Ra) Ohms (cold)	.21	0.5	1.3	2.4	0.2	0.6	1.5	3.8	.31	0.8	2.0	5.0	Solutions,
Peak Current (A) Amps	55	35	22	14	60	37	24	15	46	29	18	12	Call or Fax Us
Cont. Current (A) Amps	7.8	5.0	3.2	2.1	7.8	5.0	3.2	2.1	7.8	5.0	3.2	2.1	Your Specs Today!


CONSULT MAGMOTOR APPLICATION STAFF FOR OTHER AVAILABLE WINDINGS




#### ▼ Performance Curves



# Magnotor A SatCon Company





#### \*Tachometer Specifications

See Ordering Guide on Page 23 for Available Tach Voltages Ripple Voltage: 3% max. P-P <sup>†</sup>Add 1" to Motor Length. Reference Page 24 for Additional Encoder Details.

#### **▼ S15 Series Options**

- Optical Encoders†
- Application Specific Windings and Mechanical Designs
- Custom Cables and Connectors
- Special Shaft and Mounting Configurations

#### Typical Applications

- X-Y Positioning
- Medical
- Laboratory
- Automated Assembly
- Pharmaceutical
- Office Products

# **▼** Motor Selection Assistance

 Please Refer to Page 23 for Application Assistance and Model Selection and Call Us:

Tel: 508-929-1400 Fax: 508-929-1401


Toll Free Solutions Line: 86-Magmotor www. magmotor.com




#### **Brush Commutated DC Servo Motors**

8691 Series





		Part/Model Number										
Specification	Units	8691 6.0 V	8691 7.58 V	8691 9.55 V	8691 12.0 V	8691 15.2 V	8691 19.1 V	8691 24.0 V	8691 30.3 V			
Supply Voltage	VDC	6.00	7.58	9.55	12.0	15.2	19.1	24.0	30.3			
Continuous Torque	oz-in	1.9	1.9	1.9	1.9	1.9	1.9	1.9	1.9			
Continuous Forque	Nm	0.0134	0.0134	0.0134	0.0134	0.0134	0.0134	0.0134	0.0134			
Speed @ Cont. Torque	RPM	4470	4620	4700	4780	4920	4880	4890	4890			
Current @ Cont. Torque	Amps (A)	2.32	1.83	1.45	1.16	0.93	0.73	0.57	0.46			
Continuous Output Power	Watts (W)	6.4	6.6	6.7	6.8	7.0	7.0	7.0	7.0			
Mater Constant	oz-in/sqrt W	1.2	1.2	1.3	1.3	1.3	1.3	1.3	1.3			
Motor Constant	Nm/sqrt W	0.008	0.008	0.009	0.009	0.009	0.009	0.009	0.009			
Torono Constant	oz-in/A	1.08	1.37	1.74	2.17	2.71	3.44	4.35	5.47			
Torque Constant	Nm/A	0.008	0.01	0.012	0.015	0.019	0.024	0.031	0.039			
2	V/krpm	0.80	1.01	1.29	1.60	2.00	2.54	3.22	4.04			
Voltage Constant	V/rad/s	0.008	0.01	0.012	0.015	0.019	0.024	0.031	0.039			
Terminal Resistance	Ohms	0.80	1.22	1.87	2.89	4.47	7.08	11.3	17.8			
Inductance	mH	0.41	0.66	1.05	1.63	2.55	4.10	6.55	10.2			
No-Load Current	Amps (A)	0.39	0.31	0.25	0.20	0.16	0.13	0.095	0.080			
No-Load Speed	RPM	6980	6970	6920	6980	7080	7000	6990	7000			
Peak Current	Amps (A)	7.50	6.21	5.11	4.15	3.40	2.70	2.13	1.71			
	oz-in	7.68	8.09	8,45	8.58	8.78	8.83	8.86	8.89			
Peak Torque	Nm	0.0542	0.0571	0.0597	0.0606	0.062	0.0623	0.0626	0.0628			
	oz-in	0.30	0.30	0.30	0.30	0.30	0.30	0.30	0.30			
Coulomb Friction Torque	Nm	0.0021	0.0021	0.0021	0.0021	0.0021	0.0021	0.0021	0.0021			
	oz-in/krpm	0.0087	0.0087	0.0087	0.0087	0.0087	0.0087	0.0087	0.0087			
Viscous Damping Factor	Nm s/rad	5.84E-7	5.84E-7	5.84E-7	5.84E-7	5.84E-7	5.84E-7	5.84E-7	5.84E-7			
Electrical Time Constant	ms	0.51	0.54	0.56	0.56	0.57	0.58	0.58	0.58			
Mechanical Time Constant	ms	14	13	12	12	12	12	12	12			
Thermal Time Constant	min	13	13	13	13	13	13	13	13			
Thermal Resistance	Celsius/W	19	19	19	19	19	19	19	19			
Max. Winding Temperature		130	130	130	130	130	130	130	130			
	oz-in-sec2	0.00014	0.00014	0.00014	0.00014	0.00014	0.00014	0.00014	0.00014			
Rotor Inertia	kg-m2	9.89E-7	9.89E-7	9.89E-7	9.89E-7	9.89E-7	9.89E-7	9.89E-7	9.89E-7			
Inches at the	OZ	2.7	2.7	2.7	2.7	2.7	2.7	2.7	2.7			
Weight (Mass)	q	76.5	76.5	76.5	76.5	76.5	76.5	76.5	76.5			



This document is for informational purposes only and should not be considered as a binding discription of the products of their performance in all applications. The performance date on this page depicts typical performance under controlled isboratory conditions. Actual performance will very depending on the operating environment and application. AMETEX reserves the right to revise all products without notification. The above characteristics represent standard products. For products designed to most specific applications, contact PITTMAN Motor Sales Department.

PITTMAN PRODUCTS
343 Godshall Drive, Harleysville, PA 19430
USA: 41 267 932 106 - Europe: 433 240929751 - Asia: 406 21 5763 1260
www.pitman-motors.com

G 4







#### **Brush Commutated DC Servo Motors**

8692 Series





		Part/Model Number										
Specification	Units	8692 7.58 V	8692 9.55 V	8692 12.0 V	8692 15.2 V	8692 19.1 V	8692 24.0 V	8692 30.3 V	8692 38.2 V			
Supply Voltage	VDC	7.58	9.55	12.0	15.2	19.1	24.0	30.3	38.2			
Continuous Torque	oz-in	2.4	2.4	2.4	2.4	2.4	2.4	2.4	2.4			
Continuous Torque	Nm	0.0169	0.0169	0.0169	0.0169	0.0169	0.0169	0.0169	0.0169			
Speed @ Cont. Torque	RPM	5140	5270	5300	5470	5510	5490	5470	5540			
Current @ Cont. Torque	Amps (A)	2.33	1.84	1.46	1.16	0.93	0.73	0.58	0.46			
Continuous Output Power	Watts (W)	9.3	9.5	9.6	9.9	9.9	9.9	9.9	10.0			
Mater Constant	oz-in/sqrt W	1.4	1.5	1.5	1.5	1.5	1.5	1.5	1.5			
Motor Constant	Nm/sqrt W	0.01	0.011	0.011	0.011	0.011	0.011	0.011	0.011			
T 0 11	oz-in/A	1.32	1.67	2.11	2.64	3.30	4.18	5.28	6.64			
Torque Constant	Nm/A	0.009	0.012	0.015	0.019	0.023	0.03	0.037	0.047			
Malla an Orandani	V/krpm	0.98	1.23	1.56	1.95	2.44	3.09	3.90	4.91			
Voltage Constant	V/rad/s	0.009	0.012	0.015	0.019	0.023	0.03	0.037	0.047			
Terminal Resistance	Ohms	0.86	1.30	2.02	3.10	4.84	7.67	12.2	19.2			
Inductance	mH	0.47	0.76	1.21	1.90	2.97	4.77	7.61	12.1			
No-Load Current	Amps (A)	0.34	0.27	0.21	0.17	0.13	0.10	0.087	0.063			
No-Load Speed	RPM	7320	7300	7270	7370	7410	7360	7340	7380			
Peak Current	Amps (A)	8.81	7.35	5.94	4.90	3.95	3.13	2.49	1.99			
Donk Torono	oz-in	11.2	11.8	12.1	12.5	12.6	12.6	12.7	12.8			
Peak Torque	Nm	0.0791	0.0833	0.0854	0.0883	0.089	0.089	0.0897	0.0904			
Contact Eddies Torres	oz-in	0.30	0.30	0.30	0.30	0.30	0.30	0.30	0.30			
Coulomb Friction Torque	Nm	0.0021	0.0021	0.0021	0.0021	0.0021	0.0021	0.0021	0.0021			
Viscous Damping Factor	oz-in/krpm	0.010	0.010	0.010	0.010	0.010	0.010	0.010	0.010			
viscous Damping Factor	Nm s/rad	6.71E-7	6.71E-7	6.71E-7	6.71E-7	6.71E-7	6.71E-7	6.71E-7	6.71E-7			
Electrical Time Constant	ms	0.55	0.58	0.60	0.61	0.61	0.62	0.62	0.63			
Mechanical Time Constant	ms	12	11	11	11	11	11	11	10			
Thermal Time Constant	min	13	13	13	13	13	13	13	13			
Thermal Resistance	Celsius/W	18	18	18	18	18	18	18	18			
Max. Winding Temperature	Celsius	130	130	130	130	130	130	130	130			
Deter In ortio	oz-in-sec2	0.00017	0.00017	0.00017	0.00017	0.00017	0.00017	0.00017	0.00017			
Rotor Inertia	kg-m2	1.2E-6	1.2E-6	1.2E-6	1.2E-6	1.2E-6	1.2E-6	1.2E-6	1.2E-6			
Wainht (Mana)	OZ	3.1	3.1	3.1	3.1	3.1	3.1	3.1	3.1			
Weight (Mass)	q	87.9	87.9	87.9	87.9	87.9	87.9	87.9	87.9			



This document is for informational purposes only and should not be considered as a binding description of the products or their performance in all applications. The performance date on this page depicts typical performance under controlled jaborationy conditions, Adual performance will viewy depending on the operating anxionment and application. AMETEX reserves the right to revise its products without notification. The above characteristics represent standard products. For products designed to meet specific applications, contact PITTMAN Motor State Department.

PITTMAN PRODUCTS
343 Godshell Drive, Harleyssille, PA 19430
USA: +1 267 933 2106 - Europe: +33 2409/20751 - Asia: +05 21 5763 1250
www.pittman-motors.com

G 5







#### **Brush Commutated DC Servo Motors**

8693 Series





		Part/Model Number										
Specification	Units	8693 9.55 V	8693 12.0 V	8693 15.2 V	8693 19.1 V	8693 24.0 V	8693 30.3 V	8693 38.2 V	8693 48.0 V			
Supply Voltage	VDC	9.55	12.0	15.2	19.1	24.0	30.3	38.2	48.0			
Continuous Torque	oz-in	3.2	3.2	3.2	3.2	3.2	3.2	3.2	3.2			
Continuous rorque	Nm	0.0226	0.0226	0.0226	0.0226	0.0226	0.0226	0.0226	0.0226			
Speed @ Cont. Torque	RPM	6870	7070	7170	7180	7260	7370	7350	7310			
Current @ Cont. Torque	Amps (A)	2.83	2.25	1.78	1.41	1.13	0.90	0.71	0.56			
Continuous Output Power	Watts (W)	16	17	17	17	17	17	17	17			
Motor Constant	oz-in/sqrt W	1.6	1.7	1.7	1.7	1.7	1.7	1.7	1.7			
MOIOI COIISIAIII	Nm/sqrt W	0.011	0.012	0.012	0.012	0.012	0.012	0.012	0.012			
Torque Constant	oz-in/A	1.38	1.73	2.19	2.77	3.46	4.313	5.47	6.92			
Forque Constant	Nm/A	0.01	0.012	0.015	0.02	0.024	0.03	0.039	0.049			
1/-# Ott	V/krpm	1.02	1.28	1.62	2.05	2.56	3.19	4.04	5.12			
Voltage Constant	V/rad/s	0.01	0.012	0.015	0.02	0.024	0.03	0.039	0.049			
Terminal Resistance	Ohms	0.73	1.08	1.67	2.59	4.02	6.28	9.96	15.8			
Inductance	mH	0.39	0.61	0.98	1.56	2.44	3.81	6.12	9.77			
No-Load Current	Amps (A)	0.35	0.28	0.22	0.18	0.14	0.11	0.090	0.070			
No-Load Speed	RPM	8930	8960	8980	8910	8980	9080	9040	8980			
Peak Current	Amps (A)	13.08	11.11	9.10	7.37	5.97	4.82	3.84	3.03			
Dark Tarres	oz-in	17.6	18.7	19.5	19.9	20.2	20.4	20.5	20.5			
Peak Torque	Nm	0.1243	0.132	0.1377	0.1405	0.1426	0.144	0.1447	0.1447			
Outlies Edules Tours	oz-in	0.30	0.30	0.30	0.30	0.30	0.30	0.30	0.30			
Coulomb Friction Torque	Nm	0.0021	0.0021	0.0021	0.0021	0.0021	0.0021	0.0021	0.0021			
	oz-in/krpm	0.015	0.015	0.015	0.015	0.015	0.015	0.015	0.015			
Viscous Damping Factor	Nm s/rad	1.01E-6	1.01E-6	1.01E-6	1.01E-6	1.01E-6	1.01E-6	1.01E-6	1.01E-6			
Electrical Time Constant	ms	0.53	0.56	0.59	0.60	0.61	0.61	0.61	0.62			
Mechanical Time Constant	ms	12	12	11	11	11	11	11	11			
Thermal Time Constant	min	12	12	12	12	12	12	12	12			
Thermal Resistance	Celsius/W	16	16	16	16	16	16	16	16			
Max. Winding Temperature	Celsius	130	130	130	130	130	130	130	130			
	oz-in-sec2	0.00023	0.00023	0.00023	0.00023	0.00023	0.00023	0.00023	0.00023			
Rotor Inertia	kg-m2	1.62E-6	1.62E-6	1.62E-6	1.62E-6	1.62E-6	1.62E-6	1.62E-6	1.62E-6			
Majaht (Mass)	0Z	3.74	3.74	3.74	3.74	3.74	3.74	3.74	3.74			
Weight (Mass)	q	106	106	106	106	106	106	106	106			



This document is for informational purposes only and should not be considered as a binding description of the products or their performance in all applications. The performance data on this page depicts typical performance under controlled isoboristicy condidents. Audit performance will be used of performance in the operation of the products are products. For products assigned to meet specific applications, contact PTTMAN before season performance will be used to meet specific applications, contact PTTMAN before season performance will be used to meet specific applications, contact PTTMAN before season performance will be used to meet specific applications, contact PTTMAN before season performance will be used to reduce the products of the products assigned to meet specific applications, contact PTTMAN before season performance will be used to reduce the products of the products of

PITTMAN PRODUCTS
343 Goddhall Drive, Harleysville, PA 19438
USA: 41267 933 1205 - Europe: 433 240629751 - Asia: 496 21 5763 1258
www.pittman-motors.com

G 6





# **SERIES M53**

# **Dynapar**<sup>™</sup> brand

#### For Stepper & Small Servo Motors

#### **Key Features**

- · 2.0" Diameter Modular Encoder with Easy Installation Requiring No Special Gapping **Tools or Parts**
- Phased Array Sensor Technology Allowing .020" Axial Shaft Play
- . Up to 2048 PPR with Commutation Tracks



#### **NEW!**



#### SPECIFICATIONS

STANDARD OPERATING CHARACTERISTICS

Code: Incremental Resolution: (pulses/revolution) Incremental: 500 to 2048 PPR Commutation: 4, 6 or 8 pole

Accuracy: Incremental: ±5 arc-mins. max. edge to edge; Sense: (viewing encoder mounting surface) Incremental: A leads B by 90° for CCW rotation of motor shaft;

Commutation: U leads V, V leads W by 120° for CW rotation of motor shaft

Phasing: Incremental: 90° ±18° electrical Commutation: 8 Pole: 30°; 6 Pole: 40°; 4 Pole: 60° mechanical Index to U Channel: ±1° mechanical - Index center to

Index to 0 Channet 31 Thechanical 1 Index center of U channel 40ge Symmetry: Incremental: 180° ±18° electrical Commutation: 8 Pole: 45°; 6 Pole: 60°; 4 Pole: 90° mechanical Index Pulse Width: 90° ±36° electrical (Gated with A bids and B law). A high and B low)

ELECTRICAL

Input Power Requirements: Incremental: 5 VDC or 12 VDC ±10% at 100 mA max. (excluding output load); Commutation: 5 VDC or 12 VDC ±10% at 75 mA max. (excluding output load)

Output Signals: 7272 Line Driver: 40 mA sink/source max.; Open Collector w/2.0 kΩ pull-ups: 16 mA sink max.

Frequency Response: 200 kHz min.

Termination: Connector: PCB mounted dual row head with 0.1" Connector: PCB mounted dual row head with 0.1" x 0.1" pin spacing, 10 pins (incremental only), 16 pins (w/commutation); Cable: conductors - 28 AWG, stranded (7786), insulation - black, PVC: Shield: aluminum/polyester foll plus tinned, copper drain wire (28 AWG, 7786)
Noise Immunity: Conforms to EN50082-1 Light Industrial for Electro-Static Discharge, Radio Frequency Interference, Electrical Fast Transients, Conducted Interference, and Magnetic Fields (for models or applications with shielded cable)

MECMANICAL

MECHANICAL

MECHANICAL
Weight:
Connector: 1 oz. (28 gm) typ.
Connector w/cover: 1.5 oz. (43 gm) typ.
Connector w/cover: 1.5 oz. (43 gm) typ.
Cable: 2.5 oz. (71 gm) typ.
Cable: w/cover: 3 oz. (85 gm) typ.
Cable: w/cover: 0.1 (85 gm) typ

filled polymer; Hub: Aluminum; Disk: 0.030" thick glass

Finish: Base & Housing: black; Cover: RAL 7010 (dark grey)

Moment of Inertia: 6.64 x 105 in-oz sec.2 (4.7

gm-cm²) Hub Diameters: 1/4", 3/8", 7/16", 1/2", 6 mm, 8 mm, 10 mm, 12 mm nominal Hub Dia. Tolerance: +0.001"/-0.000" (+0.026

mm/-0.000 mm)
Mating Shaft Length: 0.45" (12 mm) min. blind hub clamp screw. 0.65" (16.5 mm) exposed hub clamp screw: 0.75" (19 mm) max. inside cover Mating Shaft Renout: 0.002" (0.05 mm) max. (Includes shaft perpendicularity to mounting surface) Mating Shaft Endplay: +0.011"/-0.008" (+0.30 mm/-0.21 mm) nominal ("+" indicates away from mounting face)
Mounting:

Mounting:
Base: (2) #4-40 (M2.5) #1 Phillips fillister head
cap screw on 1.812" (46 mm) B.C., 0.01" (0.254
mm) true position to shaft; Shaft; split hub w/collar
clamp, #2-56 hex socket cap screw (5/64" hex
wrench included) Electrical/Mechanical Alignment Range: ±15°

Acceleration: 100,000 rad/sec.2 max. Velocity: 12,000 RPM max.

ENVIRONMENTAL

Operating Temperature: 0° to 120°C Storage Temperature: -40° to 85°C Shock: 50 G's for 11 msec duration Vibration: 2.5 G's at 5 to 2000 Hz Relative Humidity: 90% non-condensing Enclosure Rating: NEMA 1 / IP50 dirt-tight (for

models with cover)

Worldwide Brands: NorthStar™ • Acuro™ • Dynapar™ • Hengstler™ • Harowe™



WWW.DYNAPAR.COM

Headquarters: 1675 Delany Road • Gurnee, IL 60031-1282 • USA

**Customer Service:** Tel.: +1.800.873.8731

Fax: +1.847.662.4150 custserv@dynapar.com **Technical Support** Tel.: +1.800.234.8731


Fax: +1.847.662.4150 northstar.techsupport@dvnapar.com

Dynaper™ brand is a trademark of DYNAPAR. All rights reset Specifications subject to change without not Document No. 702750-0002, Rev. 8 ©2012 Dyn



# **Dynapar**<sup>™</sup> brand

# **SERIES M53**



Ordering Information
To order, complete the model number with code numbers from the table below:

Code 1: Model	Code 2: PPR, Poles	Code 3:Cover	Code 4: Electrical	Code 5:Hub	Code 6:Termination
M53					
	11 C-	Orde	ring Information		
M53 Size 20 Commutating Modular	Incremental channels only 0500/0 1024/0 0512/0 2000/0 1000/0 2048/0	No cover     Radial exit cover(for shielded cable)     Axial exit(for	5V in, open collector out incremental only     12V in, open collector out incremental only     3 5V in, line driver out incremental only     A 12V in, 5V line driver out	Exposed hub clamp screw: A 1/4 in. B 3/8 in. C 7/16 in.	JST connector  Available when Cod 3 is 2:  1-8 Shielded cable with connector.
	Incremental plus Commutation channels 0500/4 1024/4 0500/6 1024/6 0500/3 1024/8 0512/8 2000/4 1000/4 2000/6 1000/6 2048/4 2048/8 2048/8	shielded cable with JST connector)	A 12V II, 3V III activer out incremental only B 12V III, 12V Iiine driver out incremental only Available when Code 2 is XXXX/4, XXXX/6, or XXXX/8  5 V In, line driver out incremental open collector out Comm 9 5V In, line driver out incremental line driver out comm 12 V III, 2V III of driver out incremental open collector 12V III, 2V III of driver out incremental, open collector 12V III, 2V III of driver out incremental, open collector 12V III, 2V III of driver out incremental, 5V III of driver out incremental, 5V III of driver out incremental, 12V III of driver out Comm	D 1/2 in. E 6 mm F 8 mm G 10 mm H 12 mm	with connector; 1=1 ft., 2=2 ft., etc. Available when Cod 3 is 1: A-H Shielded cable A=1 ft., B=2 ft., etc.



# **SERIES M15**

# **Dynapar**<sup>™</sup> brand

#### For Stepper & Small Servo Motors

**Key Features** 

- Modular Encoder with Easy Installation Requiring No Special Gapping Tools or
- Phased Array Sensor Technology Allowing .030" Axial Shaft Play
- · Wide -20 to 120C Operating Temperature





#### **SPECIFICATIONS**

#### STANDARD OPERATING CHARACTERISTICS

Code: Incremental Resolution: (pulses/revolution) Incremental: 200 to 1024 PPR; Commutation: 4, 6, or 8 pole

Accuracy:
Incremental: ±5 arc-mins. max. edge to edge;
Commutation: ±6 arc-mins. max.
Sense: (viewing encoder mounting surface)
Incremental: A leads B by 90° for CCW rotation of

motor shaft: Commutation: U leads V, V leads W by 120° for CW

rotation of motor shaft Phasing: Incremental: 90° ±18° electrical Commutation: 8 Pole: 30°; 6 Pole: 40°; 4 Pole: 60°

mechanical Index to U Channel: ±1° mechanical - Index center to U Channel edge

Symmetry: Incremental: 180° ±18° electrical Commutation: 8 Pole: 45°; 6 Pole: 60°; 4 Pole: 90°

necranical Index Pulse Width: 180° ±36° electrical (Gated with B low) standard ELECTRICAL

Input Power Requirements: Incremental: 5 or 12 VDC ±10% at 100 mA max. (excluding output load); Incremental w/Commutation: 5 or 12 VDC ±10% at 120 mA max. (excluding output load)

Output Signals: 7272 Line Driver: 40 mA sink/source max.; Open Collector w/2.0 kΩ pull-ups: 16 mA sink max.

Frequency Response: 200 kHz min. Termination:

Termination:
Connector: PCB mounted dual row head with 0.1\* x
Connector: PCB mounted dual row head with 0.1\* x
O.1\* pin spacing, 10 pins (incremental only), 14
pins (w/commutation);
Cable: conductors - 28 AWG, stranded (7/36),
insulation - black, PVC; Shield: aluminum/polyester
foil plus tinned, copper drain wire (28 AWG, 7/36)
Moise Immunity: Conforms to ENSO082-1 Light
Industrial for Electro-Static Discharge, Radio
Frequency Interference, Electrical Fast Transients,
and Magnetic Fields (for models or applications
with shielded cable)
MFCHANICAI

#### MECHANICAL

weight: Connector: 0.8 oz. (23 gm) typ. Connector w/cover: 1.0 oz. (28 gm) typ. Cable: 1.3 oz (37 gm) typ. Cable w/cover: 1.5 oz. (43 gm) typ.

Dimensions:

Dimensions:
Outside Diameter: 1.60° (40.7 mm) max. w/cover,
1.50° (38.2 mm) max. without cover;
Height: 1.27° (32.3 mm) max. (w/cover, excluding
connector).
Emitter to Detector Gap: 0.070° (1.8 mm) min.

Material: Base, Housing, & Cover: high temperature, glass filled polymer; Hub: Aluminum; Disk: 0.030" thick glass

Finish:
Base & Housing: black;
Cover: RAL 7010 (dark grey)
Moment of Inertia: 3.40 x 10° in-oz sec.² (2.4 gm-

Hub Diameters: 1/8", 1/4", 3/8", 3/16", 6 mm, 8 mm, 10 mm nominal Hub Dia. Tolerance: +0.001"/-0.000" (+0.026 mm/-0.000 mm/-0.

Hub Dia. Tolerance: +0.0017-0.000 (+0.020 min)0.000 mm)
Mating Shaft Length: 0.45° (12 mm) min.; 0.85° (22 mm) max. inside cover
Mating Shaft Runout: 0.002° (0.05 mm) max.
(Includes shaft perpendicularity to mounting surface)
Mating Shaft Endplay: +0.0157-0.015° (+0.38 mm/0.38 mm) nominal ("+" indicates away from mounting face)
Mating Shaft Endplay: +0.0157-0.015° (+0.38 mm/0.08 mm) nominal ("+" indicates away from mounting face)

mounting face)
Mounting:
Base: (2) #4-40 (M2.5) #1 Phillips fillister head cap screw on 1.812" (46 mm) B.C., or (2) #2-56 (M2.0) hex socket cap screw on 1.82" (32.5 mm) B.C.;
0.01" (0.254 mm) true position to shaft.
Shaft: split hub w/collar clamp, #2-56 hex socket cap screw (5/64" hex wrench included)
Electrical/Mechanical Alignment Range: ±15°
mechanical

Acceleration: 100,000 rad/sec.2 max. Velocity: 12,000 RPM max.

**ENVIRONMENTAL** 

CHVINDMITERIAL
Operating Temperature: 0° to 120°C
Storage Temperature: 40° to 85°C
Shock: 50 G's for 11 msec duration
Vibration: 2.5 G's at 5 to 2000 Hz
Relative Humidity: 90% non-condensing
Enclosure Rating: NEMA 1 / IP40 dirt-tight (for models with cover)



- Satellite Locations:

  North America: North Carolina, South Carolina, Connecticut, Massachusetts, New York, Canada, British Virgin Islands

  West Indies: St. Kitts Europe: United Kingdom, Italy, France,
- Germany, Spain, Slovakia

  South America: Brazil Asia: China, Japan, Korea, Singapore

Worldwide Brands: NorthStar™ • Acuro™ • Dynapar™ • Hengstler™ • Harowe™ Headquarters: 1675 Delany Road • Gurnee, IL 60031-1282 • USA • Phone: 1.847.662.2666 • Fax: 1.847.662.6633

**Customer Service:** Tel.: +1.800.873.8731

Fax: +1.847.662.4150 custserv@dynapar.com **Technical Support** Tel.: +1.800.234.8731 Fax: +1.847.782.5277

dynapar.techsupport@dynapar.com

Dynapar™ brand is a trademark of DYNAPAR. All rights reserved.


Specifications subject to change without notice.

Document No. 702164-0002, Rev.— ©2010 Dynapar



# **Dynapar**<sup>™</sup> brand

# **SERIES M15**



#### **Ordering Information**

To order, complete the model number with code numbers from the table below:

C	de 1: Model	Code 2: PPR, Poles	Code 3: Cover	Code 4: Electrical	Code 5: Hub	Code 6: Termination
	M15					
			Ord	ering Information		
M15	Size 15 Commutating Modular	Incremental channels only 0200/0 1000/0 0400/0 1024/0 0500/0 Incremental plus Commutation channels 0500/6 1024/4 1000/4 1024/5 1000/6 1024/8	No cover     Enclosed, end-of-shaft mount     Through shaft	O SV in, open collector out incremental only 1 12V in, open collector out incremental only 3 5V in, line driver out incremental only Available when Code 2 is XXXX/4, XXXX/6, or XXXX/8 6 5V in, line driver out incr.; 5V in, open collector out comm. 7 5V in, line driver out incr.; 12V in, open collector out comm. 9 5V in, line driver out incr.; 5V in, line driver out incr.; 5V in, line driver out incr.; 5V in, line driver out comm.	0 1/4 in. 1 3/8 in. 4 6 mm 5 8 mm 6 10 mm 8 3/16 in. 9 1/8 in.	Available when Code 4= 0,1,3,6 or 9 0 Pin Header 1-8 Mating ribbon cable included; 1-1 ft., 2-2 ft., etc. Available when Code 4= 0-9 A-H Shielded cable; A-1 ft., B-2 ft.,



#### HEDS-9040/9140

## Three Channel Optical Incremental Encoder Modules

## **Data Sheet**



• Two channel quadrature output with index pulse

• Resolution up to 2000 CPR (Counts Per Revolution)

#### **Description**

optical incremental encoder modules. When used with a codewheel, these low cost modules detect rotary position. Each module consists of a lensed LED source and a detector IC enclosed in a small plastic package. Due to a highly collimated light source and a unique photodetector array, these modules provide the same high performance found in the HEDS-9000/9100 two channel encoder family.

#### **Package Dimensions**

#### **HEDx-9xx0 Option**

# The HEDS-9040 and HEDS-9140 series are three channel

 -40°C to 100°C operating temperature • TTL compatible

No signal adjustment required


Low cost

Small size

Easy to mount


Single 5 V supply


#### 26.67 (1.05) (0.60)2.54 (0.100) TYP. OPTION CODE 1.0 (0.04) 5.1 (0.20) DATE CODE $3.73 \pm 0.05$ $(0.147 \pm 0.002)$ 1.02 ± 0.10 $\oplus$ $(0.040 \pm 0.004)$ 2.67 (0.105) DIA. ALIGNING RECESS 2.44/2.41 DIA. (0.096/0.095) 2.16 (0.085) MOUNTING THRU HOLE 2 PLACES 1.85 (0.073) 2.44/2.41 X 2.79 0.096/0.095 X 0.110) 2.16 (0.085) DEEP \_17.27 (0.680)OPTICAL CENTER (0.825)SIDE A




\* GAP MEASUREMENT TO THE SURFACE WINDOW =  $1.68 \pm 0.10$  ( $0.066 \pm 0.004$ \*\* HEIGHT TO THE WINDOW =  $3.02 \pm 0.10 (0.119 \pm 0.004)$ 

#### **HEDx-9xx1 Option**







- \* GAP MEASUREMENT TO THE SURFACE WINDOW =  $1.68 \pm 0.10$  ( $0.066 \pm 0.004$ )
- \*\* HEIGHT TO THE WINDOW =  $3.02 \pm 0.10 (0.119 \pm 0.004)$

The HEDS-9040 and 9140 have two channel quadrature outputs plus a third channel index output. This index output is a 90 electrical degree high true index pulse which is generated once for each full rotation of the codewheel.

The HEDS-9040 is designed for use with a HEDX-614X codewheel which has an optical radius of 23.36 mm (0.920 inch). The HEDS-9140 is designed for use with a HEDx-5x4x codewheel which has an optical radius of 11.00 mm (0.433 inch).

The quadrature signals and the index pulse are accessed through five 0.025 inch square pins located on 0.1 inch centers.

Standard resolutions between 256 and 2000 counts per revolution are available. Consult local Avago sales representatives for other resolutions.

#### **Applications**

The HEDS-9040 and 9140 provide sophisticated motion control detection at a low cost, making them ideal for high volume applications. Typical applications include printers, plotters, tape drives, and industrial and factory automation equipment.

**Note:** Avago Technologies encoders are not recommended for use in safety critical applications. Eg. ABS braking systems, power steering, life support systems and critical care medical equipment. Please contact sales representative if more clarification is needed.

#### Theory of Operation


The HEDS-9040 and 9140 are emitter/detector modules. Coupled with a codewheel, these modules translate the rotary motion of a shaft into a three-channel digital output.

As seen in the block diagram, the modules contain a single Light Emitting Diode (LED) as its light source. The light is collimated into a parallel beam by means of a single polycarbonate lens located directly over the LED. Opposite the emitter is the integrated detector circuit. This IC consists of multiple sets of photodetectors and the signal processing circuitry necessary to produce the digital waveforms.


The codewheel rotates between theemitter and detector, causing the light beam to be interrupted by the pattern of spaces and bars on the codewheel. The photodiodes which detect these interruptions are arranged in a pattern that corresponds to the radius and design of the codewheel. These detectors are also spaced such that a light period on one pair of detectors corresponds to a dark period on the adjacent pair of detectors. The photodiode outputs are then fed through the signal processing circuitry resulting in A, A, B, B, I and I. Comparators receive these signals and produce the final outputs for channels A and B. Due to this integrated phasing technique, the digital output of channel A is in quadrature with that of channel B (90 degrees out of phase).

The output of the comparator for I and I is sent to the index processing circuitry along with the outputs of channels A and B. The final output of channel I is an index pulse  $P_o$  which is generated once for each full rotation of the codewheel. This output  $P_o$  is a one state width (nominally 90 electrical degrees), high true index pulse which is coincident with the low states of channels A and B.

### **Block Diagram**



#### **Output Waveforms**



#### **Definitions**

Count (N): The number of bar and window pairs or counts per revolution (CPR) of the codewheel.

One Cycle (C): 360 electrical degrees (°e), 1 bar and window pair.

One Shaft Rotation: 360 mechanical degrees, N cycles.

Position Error ( $\Delta\Theta$ ): The normalized angular difference between the actual shaft position and the position indicated by the encoder cycle count.

Cycle Error ( $\Delta C$ ): An indication of cycle uniformity. The difference between an observed shaft angle which gives rise to one electrical cycle, and the nominal angular increment of 1/N of a revolution.

*Pulse Width (P):* The number of electrical degrees that an output is high during 1 cycle. This value is nominally 180°e or 1/2 cycle.

*Pulse Width Error* ( $\Delta P$ ): The deviation, in electrical degrees, of the pulse width from its ideal value of 180°e.

State Width (S): The number of electrical degrees between a transition in the output of channel A and the

neighboring transition in the output of channel B. There are 4 states per cycle, each nominally 90°e.

State Width Error ( $\Delta S$ ): The deviation, in electrical degrees, of each state width from its ideal value of 90°e.

*Phase* ( $\phi$ ): The number of electrical degrees between the center of the high state of channel A and the center of the high state of channel B. This value is nominally 90°e for quadrature output.

*Phase Error* ( $\Delta \phi$ ): The deviation of the phase from its ideal value of 90°e.

Direction of Rotation: When the codewheel rotates in the direction of the arrow on top of the module, channel A will lead channel B. If the codewheel rotates in the opposite direction, channel B will lead channel A.

Optical Radius ( $R_{op}$ ): The distance from the codewheel's center of rotation to the optical center (O.C.) of the encoder module.

Index Pulse Width  $(P_0)$ : The number of electrical degrees that an index is high during one full shaft rotation. This value is nominally 90°e or 1/4 cycle.

#### **Absolute Maximum Ratings**

Storage Temperature, T <sub>s</sub>	
Operating Temperature, T <sub>A</sub>	
Supply Voltage, V <sub>CC</sub>	
Output Voltage, Volta	
Output Current per Channel, I	
Shaft Axial Play	
Shaft Eccentricity Plus Radial Play	0.1 mm (0.004 in.) TIR
Velocity	30,000 RPM <sup>[1]</sup>
Acceleration	

#### Note:

1. Absolute maximums for HEDS-5140/6140 codewheels only.

#### **Recommended Operating Conditions**

Parameter	Symbol	Min.	Тур.	Max.	Units	Notes
Temperature	T <sub>A</sub>	-40		100	°C	
Supply Voltage	$V_{cc}$	4.5	5.0	5.5	Volts	Ripple < 100 mV <sub>p-p</sub>
Load Capacitance	C <sub>L</sub>			100	pF	2.7 k $\Omega$ pull-up
Count Frequency	f			100	kHz	Velocity (rpm) x N/60
Shaft Perpendicularity				±0.25	mm	6.9 mm (0.27 in.) from
Plus Axial Play				(±0.010)	(in.)	mounting surface
Shaft Eccentricity Plus				0.04	mm (in.)	6.9 mm (0.27 in.) from
Radial Play				(0.0015)	TIR	mounting surface

**Note:** The module performance is guaranteed to 100 kHz but can operate at higher frequencies. For the HEDS-9040 #T00 for operation below 0°C and greater than 50 kHz the maximum Pulse Width and Logic State Width errors are 60°e.

### Encoding Characteristics HEDS-9040 (except #T00), HEDS-9140 (except #B00)

Encoding Characteristics over Recommended Operating Range and Recommended Mounting Tolerances unless otherwise specified. Values are for the worst error over the full rotation of HEDS-5140 and HEDS-6140 codewheels.

Parameter		Symbol	Min.	<b>Typ.</b> <sup>[1]</sup>	Max.	Units
Cycle Error		ΔC	7	3	5.5	°e
Pulse Width Error	~_/ /	ΔΡ		7	30	°e
Logic State Width Er	ror	ΔS		5	30	°e
Phase Error		Δφ		2	15	°e
Position Error	LLI	$\Delta\Theta$		10	40	min. of arc
Index Pulse Width		P <sub>o</sub>	60	90	120	°e
CH. I rise after	-25°C to +100°C	t <sub>1</sub>	10	100	250	ns
CH. B or CH. A fall	-40°C to +100°C	t <sub>1</sub>	-300	100	250	ns
CH. I fall after	-25°C to +100°C	t <sub>2</sub>	70	150	300	ns
CH. A or CH. B rise	-40°C to +100°C	t <sub>2</sub>	70	150	1000	ns

#### Note:

<sup>1.</sup> Module mounted on tolerance circle of  $\pm 0.13$  mm ( $\pm 0.005$  in.) radius referenced from module Side A aligning recess centers. 2.7 k $\Omega$  pull-up resistors used on all encoder module outputs.

# Encoding Characteristics HEDS-9040 #T00

Encoding Characteristics over Recommended Operating Range and Recommended Mounting Tolerances unless otherwise specified. Values are for the worst error over the full rotation of HEDM-614X Option TXX codewheel.

Parameter		Symbol	Min.	<b>Typ.</b> <sup>[1]</sup>	Max.	Units
Cycle Error		ΔC		3	7.5	°e
Pulse Width Error		ΔΡ		7	50	°e
Logic State Width Error		ΔS		5	50	°e
Phase Error		Δφ		2	15	°e
Position Error		$\Delta\Theta$		2	20	min. of arc
Index Pulse Width		P <sub>o</sub>	40	90	140	°e
CH. I rise after CH. B or CH. A fall	-40°C to +100°C	t <sub>1</sub>	10	450	1500	ns
CH. I fall after CH. A or CH. B rise	-40°C to +100°C	t <sub>2</sub>	10	250	1500	ns

#### Note:

# Encoding Characteristic HEDS-9140 #B00

Encoding Characteristics over Recommended Operating Range and Recommended Mounting Tolerances unless otherwise specified. Values are for the worst error over the full rotation of HEDM-504X Option BXX codewheel.

Parameter		Symbol	Min.	Typ. [1]	Max.	Units
Cycle Error		ΔC		6	12	°e
Pulse Width Error		ΔΡ		10	45	°e
Logic State Width Error		ΔS	111	10	45	°e
Phase Error		ΔΦ	100	2	15	°e
Position Error	1	ΔΘ		10	40	min. of arc
Index Pulse Width	100	P <sub>o</sub>	50	90	130	°e
CH. I Rise after CH B or CH A fall	-40°C to +100°	t <sub>1</sub>	200	1000	1500	ns
CH. I fall after CH. A or CH.B rise	-40°C to +100°	t <sub>2</sub>	0	300	1500	ns

#### Note

#### **Electrical Characteristics**

Electrical Characteristics over Recommended Operating Range.

Parameter	Symbol	Min.	<b>Typ.</b> <sup>[1]</sup>	Max.	Units	Notes
Supply Current	I <sub>cc</sub>	30	57	85	mA	
High Level Output Voltage	V <sub>OH</sub>	2.4			V	$I_{OH} = -200  \mu A  \text{max}.$
Low Level Output Voltage	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 3.86 mA
Rise Time	t <sub>r</sub>		180 <sup>[2]</sup>		ns	$C_L = 25 \text{ pF}$ $R_L = 2.7 \text{ k}\Omega \text{ pull-up}$
Fall Time	t <sub>f</sub>		49[2]		ns	

#### Notes

<sup>1.</sup> Module mounted on tolerance circle of  $\pm 0.13$  mm ( $\pm 0.005$  in.) radius referenced from module Side A aligning recess centers. 2.7 k $\Omega$  pull-up resistors used on all encoder module outputs.

<sup>1.</sup> Module mounted on tolerance circle of  $\pm 0.13$  mm ( $\pm 0.005$  in.) radius referenced from module Side A aligning recess centers. 2.7 k $\Omega$  pull-up resistors used on all encoder module outputs.

<sup>1.</sup> Typical values specified at  $V_{cc} = 5.0 \text{ V}$  and 25°C.

<sup>2.</sup>  $t_r$  and  $t_r$  80 nsec for HEDS-9040 #T00.

#### **Electrical Interface**

To insure reliable encoding performance, the HEDS-9040 and 9140 three channel encoder modules require 2.7  $k\Omega$  (±10%) pull-up resistors on output pins 2, 3, and 5 (Channels I, A and B) as shown in Figure 1. These pull-up resistors should be located as close to the encoder module as possible (within 4 feet). Each of the three encoder module outputs can drive a single TTL load in this configuration.

#### **Mounting Considerations**

Figure 2 shows a mounting tolerance *requirement* for proper operation of the HEDS-9040 and HEDS-9140. The Aligning Recess Centers must be located within a tolerance circle of 0.005 in. radius from the nominal locations. This tolerance must be maintained whether the module is mounted with side A as the mounting plane using aligning pins (see Figure 5), or mounted with Side B as the mounting plane using an alignment tool (see Figures 3 and 4).




Figure 1. Pull-up Resistors on HEDS-9X40 Encoder Module Outputs.




Figure 2. HEDS-9X40 Mounting Tolerance.

#### **Mounting with an Alignment Tool**

The HEDS-8905 and HEDS-8906 alignment tools are recommended for mounting the modules with Side B as the mounting plane. The HEDS-8905 is used to mount the HEDS-9140, and the HEDS-8906 is used to mount the HEDS-9040. These tools fix the module position using the codewheel hub as a reference. They will not work if Side A is used as the mounting plane.

The following assembly procedure uses the HEDS-8905/8906 alignment tool to mount a HEDS-9140/9040 module and a HEDS-5140/6140 codewheel:

#### Instructions:

- 1. Place codewheel on shaft.
- Set codewheel height by placing alignment tool on motor base (pins facing up) flush up against the codewheel as shown in Figure 3. Tighten codewheel setscrew and remove alignment tool.
- 3. Insert mounting screws through module and thread into the motor base. Do not tighten screws.
- 4. Slide alignment tool over codewheel hub and onto module as shown in Figure 4. The pins of the alignment tool should fit snugly inside the alignment recesses of the module.
- 5. While holding alignment tool in place, tighten screws down to secure module.
- 6. Remove alignment tool.

#### **Mounting with Aligning Pins**

The HEDS-9040 and HEDS-9140 can also be mounted using aligning pins on the motor base. (Hewlett-Packard does not provide aligning pins.) For this configuration, Side A must be used as the mounting plane. The aligning recess centers must be located within the 0.005 in. R Tolerance Circle as explained above. Figure 5 shows the necessary dimensions.




Figure 3. Alignment Tool is Used to Set Height of Codewheel.




Figure 4. Alignment Tool is Placed over Shaft and onto Codewheel Hub. Alignment Tool Pins Mate with Aligning Recesses on Module.

#### **Mounting with Aligning Pins**

The HEDS-9040 and HEDS-9140 can also be mounted using aligning pins on the motor base. (Avago does not provide aligning pins.) For this configuration, Side A *must* be used as the mounting plane. The aligning recess

centers must be located within the 0.005 in. Radius Tolerance Circle as explained in "Mounting Considerations." Figure 5 shows the necessary dimensions.




Figure 6b. HEDM-614X Series Codewheel used with HEDS-9040 #T00.





Figure 7. HEDS-5140 Codewheel Used with HEDS-9140.

# Orientation of Artwork for HEDS-9040 Option T00 (2000 CPR, 23.36mm Rop) and HEDS-9140 Option B00 (1000CPR, 11.00mm Rop)

The Index area on the HEDS- 9040 Option T00, 2000 CPR and HEDS-9140 Option B00, 1000 CPR Encoder Module has a nonsymmetrical pattern as does the mating Codewheel. In order for the Index to operate, the "Rightreading" side of the Codewheel disk (the "Artwork Side") must point toward "Side A" of the Module (the side with the connecting pins).

Because the Encoder Module may be used with either "Side A" or with "Side B" toward the

Mounting Surface, Avago supplies two versions of Film Codewheels for use with the Option T00 3-channel Module and Option B00 3-Channel Module: Codewheel HEDM-6140 Option TXX and HEDM-5040 Option Bxx has the Artwork Side on the "Hub Side" of the Codewheel/hub assembly and works with "Side B" of the Module on the user's mounting surface. Codewheel HEDM-6141 Option TXX and HEDM-5041-Bxx has the Artwork Side opposite the "Hub Side" and works with "Side A" of the Module on the mounting surface. For the Index to operate, these parts must be oriented as shown in Figure 7a and 7b.



<sup>\*</sup>Please note that the image side of the codewheel must always be facing the module Side A.

#### **Connectors**

Manufacturer	Part Number
AMP	103686-4
	640442-5
Avago	HEDS-8902 (2 ch.) with 4-wire leads
	HEDS-8903 (3 ch.) with 5-wire leads
Molex	2695 series with 2759 series term.






Figure 8. HEDS-8903 Connector.

#### **Typical Interfaces**




#### **Ordering Information**

Three Channel Encoder Modules and Codewheels, 23.36 mm Optical Radius.




Three Channel Encoder Modules and Codewheels, 23.36 mm Optical Radius




	A	В	C	D	E	F	G	Н	I	J	K	S	T	U
HEDS-9040	*							- 11	- 1	*			*	
HEDS-9041	*													

	01	02	03	04	05	06	08	09	10	11	12	13	14
HEDS-6140	В						*	*	*	*	*	*	*
	J						*		*			*	*
HEDM-6140	Т											*	

#### Three Channel Encoder Modules and Codewheels, 11.00 mm Optical Radius



#### Three Channel Encoder Modules and Codewheels, 11.000 Optical Radius



	A	В	C	D	E	F	G	Н	1	J	K	S	T	U
HEDS-9140	*	*	*		*	*	*	*	*		*		1/1	
HEDS-9141	*				*	*	*						7/	
HEDW-9140	*		1						*		_			7

		01	02	03	04	05	06	08	09	10	11	12	13	14
HEDS-5140	Α		*		*	*	*	TAX			*	*	*	*
	С				*		*					*	*	
	Е						*				*	*		*
	F				*							*		*
	G						*					*		*
	ı		*		*		*				*	*	*	*
HEDM-5040	В	*	*			*					*		*	*
HEDM-5041	В	*	*			*					*		*	*

For product information and a complete list of distributors, please go to our website: **www.avagotech.com** 







#### 8-bit Atmel Microcontroller with 8KB In-System Programmable Flash

#### ATmega8A

#### **Features**


- . High-performance, Low-power Atmel®AVR® 8-bit Microcontroller
- · Advanced RISC Architecture
  - 130 Powerful Instructions Most Single-clock Cycle Execution
  - 32 x 8 General Purpose Working Registers
  - Fully Static Operation
  - Up to 16MIPS Throughput at 16MHz
  - On-chip 2-cycle Multiplier
- . High Endurance Non-volatile Memory segments
  - 8KBytes of In-System Self-programmable Flash program memory
  - 512Bytes EEPROM
  - 1KByte Internal SRAM
  - Write/Erase Cycles: 10,000 Flash/100,000 EEPROM
  - Data retention: 20 years at 85°C/100 years at 25°C(1)
  - Optional Boot Code Section with Independent Lock Bits
    - In-System Programming by On-chip Boot Program
      - True Read-While-Write Operation
- Programming Lock for Software Security
- Atmel QTouch® library support
  - Capacitive touch buttons, sliders and wheels
  - Atmel QTouch and QMatrix acquisition
  - Up to 64 sense channels
- Peripheral Features
  - Two 8-bit Timer/Counters with Separate Prescaler, one Compare Mode
  - One 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture Mode
  - Real Time Counter with Separate Oscillator
  - Three PWM Channels
  - 8-channel ADC in TQFP and QFN/MLF package
    - Eight Channels 10-bit Accuracy
  - 6-channel ADC in PDIP package
  - Six Channels 10-bit Accuracy
     Byte-oriented Two-wire Serial Interface
  - Programmable Serial USART
  - Master/Slave SPI Serial Interface
  - Programmable Watchdog Timer with Separate On-chip Oscillator
  - On-chip Analog Comparator
- Special Microcontroller Features
  - Power-on Reset and Programmable Brown-out Detection
  - Internal Calibrated RC Oscillator
  - External and Internal Interrupt Sources
  - Five Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, and Standby
- I/O and Packages
  - 23 Programmable I/O Lines
  - 28-lead PDIP, 32-lead TQFP, and 32-pad QFN/MLF
- Operating Voltages
  - 2.7 5.5V
  - 0 16MHz
- Power Consumption at 4MHz, 3V, 25°C
  - Active: 3.6mA
  - Idle Mode: 1.0mA
  - Power-down Mode: 0.5μA


8159E-AVR-02/201




# 1. Pin Configurations

Figure 1-1. Pinout ATmega8A









ATmega8A [DATASHEET] 8159E-AVR-02/2013




# 2. Overview

The Atmel®AVR® ATmega8A is a low-power CMOS 8-bit microcontroller based on the AVR RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega8A achieves throughputs approaching 1 MIPS per MHz, allowing the system designer to optimize power consumption versus processing speed.

# 2.1 Block Diagram

Figure 2-1. Block Diagram







The Atmef®AVR® AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega8A provides the following features: 8K bytes of In-System Programmable Flash with Read-While-Write capabilities, 512 bytes of EEPROM, 1K byte of SRAM, 23 general purpose I/O lines, 32 general purpose working registers, three flexible Timer/Counters with compare modes, internal and external interrupts, a serial programmable USART, a byte oriented Two-wire Serial Interface, a 6-channel ADC (eight channels in TQFP and QFN/MLF packages) with 10-bit accuracy, a programmable Watchdog Timer with Internal Oscillator, an SPI serial port, and five software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next Interrupt or Hardware Reset. In Power-save mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except asynchronous timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low-power consumption.

The device is manufactured using Atmel's high density non-volatile memory technology. The Flash Program memory can be reprogrammed In-System through an SPI serial interface, by a conventional non-volatile memory programmer, or by an On-chip boot program running on the AVR core. The boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash Section will continue to run while the Application Flash Section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega8A is a powerful microcontroller that provides a highly-flexible and cost-effective solution to many embedded control applications.

The Atmel AVR ATmega8A is supported with a full suite of program and system development tools, including C compilers, macro assemblers, program simulators and evaluation kits.

### 2.2 Pin Descriptions

#### 2.2.1 VCC

Digital supply voltage.

#### 2.2.2 GND

Ground.

# 2.2.3 Port B (PB7:PB0) – XTAL1/XTAL2/TOSC1/TOSC2

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Depending on the clock selection fuse settings, PB6 can be used as input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

Depending on the clock selection fuse settings, PB7 can be used as output from the inverting Oscillator amplifier.

If the Internal Calibrated RC Oscillator is used as chip clock source, PB7:6 is used as TOSC2:1 input for the Asynchronous Timer/Counter2 if the AS2 bit in ASSR is set.





The various special features of Port B are elaborated in "Alternate Functions of Port B" on page 56 and "System Clock and Clock Options" on page 24.

#### 2.2.4 Port C (PC5:PC0)

Port C is an 7-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.

#### 2.2.5 PC6/RESET

If the RSTDISBL Fuse is programmed, PC6 is used as an I/O pin. Note that the electrical characteristics of PC6 differ from those of the other pins of Port C.

If the RSTDISBL Fuse is unprogrammed, PC6 is used as a Reset input. A low level on this pin for longer than the minimum pulse length will generate a Reset, even if the clock is not running. The minimum pulse length is given in Table 26-3 on page 228. Shorter pulses are not guaranteed to generate a Reset.

The various special features of Port C are elaborated on page 59.

# 2.2.6 Port D (PD7:PD0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port D also serves the functions of various special features of the ATmega8A as listed on page 61.

#### 2.2.7 RESET

Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in Table 26-3 on page 228. Shorter pulses are not guaranteed to generate a reset.

### 2.2.8 AV<sub>CC</sub>

 $AV_{CC}$  is the supply voltage pin for the A/D Converter, Port C (3:0), and ADC (7:6). It should be externally connected to  $V_{CC}$ , even if the ADC is not used. If the ADC is used, it should be connected to  $V_{CC}$  through a low-pass filter. Note that Port C (5:4) use digital supply voltage,  $V_{CC}$ .

### 2.2.9 AREF

AREF is the analog reference pin for the A/D Converter.

### 2.2.10 ADC7:6 (TQFP and QFN/MLF Package Only)

In the TQFP and QFN/MLF package, ADC7:6 serve as analog inputs to the A/D converter. These pins are powered from the analog supply and serve as 10-bit ADC channels.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



### 3. Resources

A comprehensive set of development tools, application notes and datasheets are available for download on http://www.atmel.com/avr.

# 4. Data Retention

Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C.

# 5. About Code Examples

This datasheet contains simple code examples that briefly show how to use various parts of the device. These code examples assume that the part specific header file is included before compilation. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Please confirm with the C compiler documentation for more details.

# 6. Capacitive touch sensing

The Atmel® QTouch® Library provides a simple to use solution to realize touch sensitive interfaces on most Atmel AVR® microcontrollers. The QTouch Library includes support for the QTouch and QMatrix® acquisition methods.

Touch sensing can be added to any application by linking the appropriate Atmel QTouch Library for the AVR Micro-controller. This is done by using a simple set of APIs to define the touch channels and sensors, and then calling the touch sensing API's to retrieve the channel information and determine the touch sensor states.

The QTouch Library is FREE and downloadable from the Atmel website at the following location: www.atmel.com/qtouchlibrary. For implementation details and other information, refer to the Atmel QTouch Library User Guide - also available for download from the Atmel website.






# 7. AVR CPU Core

### 7.1 Overview

This section discusses the Atmel®AVR® core architecture in general. The main function of the CPU core is to ensure correct program execution. The CPU must therefore be able to access memories, perform calculations, control peripherals, and handle interrupts.

Figure 7-1. Block Diagram of the AVR MCU Architecture



In order to maximize performance and parallelism, the AVR uses a Harvard architecture – with separate memories and buses for program and data. Instructions in the Program memory are executed with a single level pipelining. While one instruction is being executed, the next instruction is pre-fetched from the Program memory. This concept enables instructions to be executed in every clock cycle. The Program memory is In-System Reprogrammable Flash memory.

The fast-access Register File contains 32 x 8-bit general purpose working registers with a single clock cycle access time. This allows single-cycle Arithmetic Logic Unit (ALU) operation. In a typical ALU operation, two operands are output from the Register File, the operation is executed, and the result is stored back in the Register File – in one clock cycle.

Six of the 32 registers can be used as three 16-bit indirect address register pointers for Data Space addressing – enabling efficient address calculations. One of the these address pointers can also be used as an address pointer for look up tables in Flash Program memory. These added function registers are the 16-bit X-, Y-, and Z-register, described later in this section.





The ALU supports arithmetic and logic operations between registers or between a constant and a register. Single register operations can also be executed in the ALU. After an arithmetic operation, the Status Register is updated to reflect information about the result of the operation.

The Program flow is provided by conditional and unconditional jump and call instructions, able to directly address the whole address space. Most AVR instructions have a single 16-bit word format. Every Program memory address contains a 16- or 32-bit instruction.

Program Flash memory space is divided in two sections, the Boot program section and the Application program section. Both sections have dedicated Lock Bits for write and read/write protection. The SPM instruction that writes into the Application Flash memory section must reside in the Boot program section.

During interrupts and subroutine calls, the return address Program Counter (PC) is stored on the Stack. The Stack is effectively allocated in the general data SRAM, and consequently the Stack size is only limited by the total SRAM size and the usage of the SRAM. All user programs must initialize the SP in the reset routine (before subroutines or interrupts are executed). The Stack Pointer SP is read/write accessible in the I/O space. The data SRAM can easily be accessed through the five different addressing modes supported in the AVR architecture.

The memory spaces in the AVR architecture are all linear and regular memory maps.

A flexible interrupt module has its control registers in the I/O space with an additional global interrupt enable bit in the Status Register. All interrupts have a separate Interrupt Vector in the Interrupt Vector table. The interrupts have priority in accordance with their Interrupt Vector position. The lower the Interrupt Vector address, the higher the priority.

The I/O memory space contains 64 addresses for CPU peripheral functions as Control Registers, SPI, and other I/O functions. The I/O Memory can be accessed directly, or as the Data Space locations following those of the Register File, 0x20 - 0x5F.

### 7.2 Arithmetic Logic Unit - ALU


The high-performance Atmel®AVR® ALU operates in direct connection with all the 32 general purpose working registers. Within a single clock cycle, arithmetic operations between general purpose registers or between a register and an immediate are executed. The ALU operations are divided into three main categories – arithmetic, logical, and bit-functions. Some implementations of the architecture also provide a powerful multiplier supporting both signed/unsigned multiplication and fractional format. See the "Instruction Set" section for a detailed description.

# 7.3 Status Register

The Status Register contains information about the result of the most recently executed arithmetic instruction. This information can be used for altering program flow in order to perform conditional operations. Note that the Status Register is updated after all ALU operations, as specified in the Instruction Set Reference. This will in many cases remove the need for using the dedicated compare instructions, resulting in faster and more compact code.

The Status Register is not automatically stored when entering an interrupt routine and restored when returning from an interrupt. This must be handled by software.

# 7.3.1 SREG - The AVR Status Register







#### . Bit 7 - I: Global Interrupt Enable

The Global Interrupt Enable bit must be set for the interrupts to be enabled. The individual interrupt enable control is then performed in separate control registers. If the Global Interrupt Enable Register is cleared, none of the interrupts are enabled independent of the individual interrupt enable settings. The I-bit is cleared by hardware after an interrupt has occurred, and is set by the RETI instruction to enable subsequent interrupts. The I-bit can also be set and cleared by the application with the SEI and CLI instructions, as described in the Instruction Set Reference.

#### · Bit 6 - T: Bit Copy Storage

The Bit Copy instructions BLD (Bit LoaD) and BST (Bit STore) use the T-bit as source or destination for the operated bit. A bit from a register in the Register File can be copied into T by the BST instruction, and a bit in T can be copied into a bit in a register in the Register File by the BLD instruction.

### · Bit 5 - H: Half Carry Flag

The Half Carry Flag H indicates a Half Carry in some arithmetic operations. Half Carry is useful in BCD arithmetic. See the "Instruction Set Description" for detailed information.

### Bit 4 – S: Sign Bit, S = N ⊕ V

The S-bit is always an exclusive or between the Negative Flag N and the Two's Complement Overflow Flag V. See the "Instruction Set Description" for detailed information.

#### . Bit 3 - V: Two's Complement Overflow Flag

The Two's Complement Overflow Flag V supports two's complement arithmetics. See the "Instruction Set Description" for detailed information.

#### . Bit 2 - N: Negative Flag

The Negative Flag N indicates a negative result in an arithmetic or logic operation. See the "Instruction Set Description" for detailed information.

# Bit 1 – Z: Zero Flag

The Zero Flag Z indicates a zero result in an arithmetic or logic operation. See the "Instruction Set Description" for detailed information.

### · Bit 0 - C: Carry Flag

The Carry Flag C indicates a Carry in an arithmetic or logic operation. See the "Instruction Set Description" for detailed information.

### 7.4 General Purpose Register File

The Register File is optimized for the Atmel®AVR® Enhanced RISC instruction set. In order to achieve the required performance and flexibility, the following input/output schemes are supported by the Register File:

- . One 8-bit output operand and one 8-bit result input.
- Two 8-bit output operands and one 8-bit result input.
- . Two 8-bit output operands and one 16-bit result input.
- . One 16-bit output operand and one 16-bit result input.

Figure 7-2 shows the structure of the 32 general purpose working registers in the CPU.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



Figure 7-2. AVR CPU General Purpose Working Registers

Addr RO 0.00 R1 0x01 R2 0x02 R13 0x0D R14 0x0E 0x0F R15 R16 0x10 R17 0x11 R26 0x1A X-register Low Byte R27 0x1B X-register High Byte R28 0x1C Y-register Low Byte R29 0x1D Y-register High Byte R30 0x1E Z-register Low Byte R31 0x1F Z-register High Byte

Most of the instructions operating on the Register File have direct access to all registers, and most of them are single cycle instructions.

As shown in Figure 7-2, each register is also assigned a Data memory address, mapping them directly into the first 32 locations of the user Data Space. Although not being physically implemented as SRAM locations, this memory organization provides great flexibility in access of the registers, as the X-, Y-, and Z-pointer Registers can be set to index any register in the file.

# 7.4.1 The X-register, Y-register and Z-register


Purpose

Working

Registers

The registers R26:R31 have some added functions to their general purpose usage. These registers are 16-bit address pointers for indirect addressing of the Data Space. The three indirect address registers X, Y and Z are defined as described in Figure 7-3.

Figure 7-3. The X-, Y- and Z-Registers



In the different addressing modes these address registers have functions as fixed displacement, automatic increment, and automatic decrement (see the Instruction Set Reference for details).

# 7.5 Stack Pointer

The Stack is mainly used for storing temporary data, for storing local variables and for storing return addresses after interrupts and subroutine calls. Note that the Stack is implemented as growing from higher to lower memory



ATmega8A [DATASHEET] 8159E-AVR-02/2013



locations. The Stack Pointer Register always points to the top of the Stack. The Stack Pointer points to the data SRAM Stack area where the Subroutine and Interrupt Stacks are located. A Stack PUSH command will decrease the Stack Pointer.

The Stack in the data SRAM must be defined by the program before any subroutine calls are executed or interrupts are enabled. Initial Stack Pointer value equals the last address of the internal SRAM and the Stack Pointer must be set to point above start of the SRAM, see Figure 8-2 on page 16.

See Table 7-1 for Stack Pointer details.

Table 7-1. Stack Pointer instructions

Instruction	struction Stack pointer Description	
PUSH	Decremented by 1	Data is pushed onto the stack
CALL ICALL RCALL	Decremented by 2	Return address is pushed onto the stack with a subroutine call or interrupt
POP	Incremented by 1	Data is popped from the stack
		Return address is popped from the stack with return from subroutine or return from interrupt

The Atmel®AVR® Stack Pointer is implemented as two 8-bit registers in the I/O space. The number of bits actually used is implementation dependent. Note that the data space in some implementations of the AVR architecture is so small that only SPL is needed. In this case, the SPH Register will not be present.

#### 7.5.1 SPH and SPL - Stack Pointer High and Low Register

Bit	15	14	13	12	11	10	9	8	
	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8	SPH
	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	SPL
	7	6	5	4	3	2	1	0	40
Read/Write	R/W	RM	RAW	R/W	RAW	R/W	RAW	RAW	
	R/W	RM	RAW	RM	RM	R/W	RAW	RAW	
Initial Value	0	0	0	0	0	0	0	0	
	0	0	0	0	0	0	0	0	

#### 7.6 Instruction Execution Timing

This section describes the general access timing concepts for instruction execution. The Atme®AVR®CPU is driven by the CPU clock clk<sub>CPU</sub>, directly generated from the selected clock source for the chip. No internal clock division is used.

Figure 7-4 shows the parallel instruction fetches and instruction executions enabled by the Harvard architecture and the fast-access Register File concept. This is the basic pipelining concept to obtain up to 1 MIPS per MHz with the corresponding unique results for functions per cost, functions per clocks, and functions per power-unit.





Figure 7-4. The Parallel Instruction Fetches and Instruction Executions





Figure 7-5 shows the internal timing concept for the Register File. In a single clock cycle an ALU operation using two register operands is executed, and the result is stored back to the destination register.

Figure 7-5. Single Cycle ALU Operation



# 7.7 Reset and Interrupt Handling

The Atmel®AVR® provides several different interrupt sources. These interrupts and the separate Reset Vector each have a separate Program Vector in the Program memory space. All interrupts are assigned individual enable bits which must be written logic one together with the Global Interrupt Enable bit in the Status Register in order to enable the interrupt. Depending on the Program Counter value, interrupts may be automatically disabled when Boot Lock Bits BLB02 or BLB12 are programmed. This feature improves software security. See the section "Memory Programming" on page 207 for details.

The lowest addresses in the Program memory space are by default defined as the Reset and Interrupt Vectors. The complete list of Vectors is shown in "Interrupts" on page 44. The list also determines the priority levels of the different interrupts. The lower the address the higher is the priority level. RESET has the highest priority, and next is INTO – the External Interrupt Request 0. The Interrupt Vectors can be moved to the start of the boot Flash section by setting the Interrupt Vector Select (IVSEL) bit in the General Interrupt Control Register (GICR). Refer to "Interrupts" on page 44 for more information. The Reset Vector can also be moved to the start of the boot Flash section by programming the BOOTRST Fuse, see "Boot Loader Support – Read-While-Write Self-Programming" on page 194.

When an interrupt occurs, the Global Interrupt Enable I-bit is cleared and all interrupts are disabled. The user software can write logic one to the I-bit to enable nested interrupts. All enabled interrupts can then interrupt the current interrupt routine. The I-bit is automatically set when a Return from Interrupt instruction — RETI — is executed.

There are basically two types of interrupts. The first type is triggered by an event that sets the Interrupt Flag. For these interrupts, the Program Counter is vectored to the actual Interrupt Vector in order to execute the interrupt



ATmega8A [DATASHEET] 8159E-AVR-02/2013



handling routine, and hardware clears the corresponding Interrupt Flag. Interrupt Flags can also be cleared by writing a logic one to the flag bit position(s) to be cleared. If an interrupt condition occurs while the corresponding interrupt enable bit is cleared, the Interrupt Flag will be set and remembered until the interrupt is enabled, or the flag is cleared by software. Similarly, if one or more interrupt conditions occur while the global interrupt enable bit is cleared, the corresponding Interrupt Flag(s) will be set and remembered until the global interrupt enable bit is set, and will then be executed by order of priority.

The second type of interrupts will trigger as long as the interrupt condition is present. These interrupts do not necessarily have Interrupt Flags. If the interrupt condition disappears before the interrupt is enabled, the interrupt will not be triggered.

When the AVR exits from an interrupt, it will always return to the main program and execute one more instruction before any pending interrupt is served.

Note that the Status Register is not automatically stored when entering an interrupt routine, nor restored when returning from an interrupt routine. This must be handled by software.

When using the CLI instruction to disable interrupts, the interrupts will be immediately disabled. No interrupt will be executed after the CLI instruction, even if it occurs simultaneously with the CLI instruction. The following example shows how this can be used to avoid interrupts during the timed EEPROM write sequence.

```
Assembly Code Example

in r16, SREG ; store SREG value
cli ; disable interrupts during timed sequence
sbi EECR, EEMWE ; start EEPROM write
sbi EECR, EEWE
out SREG, r16 ; restore SREG value (I-bit)

C Code Example
char cSREG;
cSREG = SREG; /* store SREG value */
    /* disable interrupts during timed sequence */
    _CLI();
    EECR |= (1<<EEMWE); /* start EEPROM write */
    EECR |= (1<<EEWE);
    SREG = cSREG; /* restore SREG value (I-bit) */
```

When using the SEI instruction to enable interrupts, the instruction following SEI will be executed before any pending interrupts, as shown in the following example.

```
Assembly Code Example

sei ; set global interrupt enable
sleep; enter sleep, waiting for interrupt
; note: will enter sleep before any pending
; interrupt(s)

C Code Example

_SEI(); /* set global interrupt enable */
_SLEEP(); /* enter sleep, waiting for interrupt */
/* note: will enter sleep before any pending interrupt(s) */
```



ATmega8A [DATASHEET] 8159E-AVR-02/2013



#### 7.7.1 Interrupt Response Time

The interrupt execution response for all the enabled Atmel®AVR® interrupts is four clock cycles minimum. After four clock cycles, the Program Vector address for the actual interrupt handling routine is executed. During this 4-clock cycle period, the Program Counter is pushed onto the Stack. The Vector is normally a jump to the interrupt routine, and this jump takes three clock cycles. If an interrupt occurs during execution of a multi-cycle instruction, this instruction is completed before the interrupt is served. If an interrupt occurs when the MCU is in sleep mode, the interrupt execution response time is increased by four clock cycles. This increase comes in addition to the start-up time from the selected sleep mode.

A return from an interrupt handling routine takes four clock cycles. During these four clock cycles, the Program Counter (2 bytes) is popped back from the Stack, the Stack Pointer is incremented by 2, and the I-bit in SREG is set.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



#### 8. AVR Memories

#### 8.1 Overview

This section describes the different memories in the Atmel®AVR® ATmega8A. The AVR architecture has two main memory spaces, the Data memory and the Program Memory space. In addition, the ATmega8A features an EEPROM Memory for data storage. All three memory spaces are linear and regular.

# 8.2 In-System Reprogrammable Flash Program Memory


The ATmega8A contains 8K bytes On-chip In-System Reprogrammable Flash memory for program storage. Since all AVR instructions are 16- or 32-bits wide, the Flash is organized as 4K x 16 bits. For software security, the Flash Program memory space is divided into two sections, Boot Program section and Application Program section.

The Flash memory has an endurance of at least 10,000 write/erase cycles. The ATmega8A Program Counter (PC) is 12 bits wide, thus addressing the 4K Program memory locations. The operation of Boot Program section and associated Boot Lock Bits for software protection are described in detail in "Boot Loader Support – Read-While-Write Self-Programming" on page 194. "Memory Programming" on page 207 contains a detailed description on Flash Programming in SPI- or Parallel Programming mode.

Constant tables can be allocated within the entire Program memory address space (see the LPM – Load Program memory instruction description).

Timing diagrams for instruction fetch and execution are presented in "Instruction Execution Timing" on page 11.

Figure 8-1. Program Memory Map





ATmega8A [DATASHEET] 8159E-AVR-02/2013



### 8.3 SRAM Data Memory

Figure 8-2 shows how the Atmel®AVR®ATmega8A SRAM Memory is organized.

The lower 1120 Data memory locations address the Register File, the I/O Memory, and the internal data SRAM. The first 96 locations address the Register File and I/O Memory, and the next 1024 locations address the internal data SRAM.

The five different addressing modes for the Data memory cover: Direct, Indirect with Displacement, Indirect, Indirect with Pre-decrement, and Indirect with Post-increment. In the Register File, registers R26 to R31 feature the indirect addressing pointer registers.

The direct addressing reaches the entire data space.

The Indirect with Displacement mode reaches 63 address locations from the base address given by the Y- or Z-register.

When using register indirect addressing modes with automatic pre-decrement and post-increment, the address registers X, Y and Z are decremented or incremented.

The 32 general purpose working registers, 64 I/O Registers, and the 1024 bytes of internal data SRAM in the ATmega8A are all accessible through all these addressing modes. The Register File is described in "General Purpose Register File" on page 9.

Figure 8-2. Data Memory Map

Register File	Data Address Spa
R0	\$0000
R1	\$0001
R2	\$0002
3	· · ·
R29	\$001D
R30	\$001E
R31	\$001F
I/O Registers	
\$00	\$0020
\$01	\$0021
\$02	\$0022
(344	600
\$3D	\$005D
\$3E	\$005E
\$3F	\$005F
	Internal SRAM
	\$0060
	\$0061
	***
	\$045E
	\$045F

### 8.3.1 Data Memory Access Times


This section describes the general access timing concepts for internal memory access. The internal data SRAM access is performed in two  $clk_{CPU}$  cycles as described in Figure 8-3.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



Figure 8-3. On-chip Data SRAM Access Cycles



# 8.4 EEPROM Data Memory

The Atmel®AVR®ATmega8A contains 512 bytes of data EEPROM memory. It is organized as a separate data space, in which single bytes can be read and written. The EEPROM has an endurance of at least 100,000 write/erase cycles. The access between the EEPROM and the CPU is described bellow, specifying the EEPROM Address Registers, the EEPROM Data Register, and the EEPROM Control Register.

"Memory Programming" on page 207 contains a detailed description on EEPROM Programming in SPI- or Parallel Programming mode.

#### 8.4.1 EEPROM Read/Write Access

The EEPROM Access Registers are accessible in the I/O space.

The write access time for the EEPROM is given in Table 8-4 on page 20. A self-timing function, however, lets the user software detect when the next byte can be written. If the user code contains instructions that write the EEPROM, some precautions must be taken. In heavily filtered power supplies,  $V_{\rm CC}$  is likely to rise or fall slowly on Power-up/down. This causes the device for some period of time to run at a voltage lower than specified as minimum for the clock frequency used. See "Preventing EEPROM Corruption" on page 22. for details on how to avoid problems in these situations.

In order to prevent unintentional EEPROM writes, a specific write procedure must be followed. Refer to the description of the EEPROM Control Register for details on this.

When the EEPROM is read, the CPU is halted for four clock cycles before the next instruction is executed. When the EEPROM is written, the CPU is halted for two clock cycles before the next instruction is executed.

# 8.5 I/O Memory

The I/O space definition of the ATmega8A is shown in "" on page 301.

All ATmega8A I/Os and peripherals are placed in the I/O space. The I/O locations are accessed by the IN and OUT instructions, transferring data between the 32 general purpose working registers and the I/O space. I/O Registers within the address range 0x00 - 0x1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions. Refer to the instruction set section for more details. When using the I/O specific commands IN and OUT, the I/O addresses 0x00 - 0x3F must



ATmega8A [DATASHEET] 8159E-AVR-02/2013



be used. When addressing I/O Registers as data space using LD and ST instructions, 0x20 must be added to these addresses.

For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.

Some of the Status Flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O Register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers 0x00 to 0x1F only.

The I/O and Peripherals Control Registers are explained in later sections.

# 8.6 Register Description

### 8.6.1 EEARH and EEARL - The EEPROM Address Register

Bit	15	14	13	12	11	10	9	8	
		-	-		-	10-	(=)	EEAR8	E
	EEAR7	EEAR6	EEAR5	EEAR4	EEAR3	EEAR2	EEAR1	EEAR0	E
	7	6	5	4	3	2	1	0	
Read/Write	R	R	R	R	R	R	R	RAW	
	R/W	R/W	R/W	RAW	R/W	RAW	R/W	RM	
Initial Value	0	0	0	0	0	0	0	x	
	×	x	X	X	X	X	X	X	


#### . Bits 15:9 - Res: Reserved Bits

These bits are reserved bits in the ATmega8A and will always read as zero.

### • Bits 8:0 - EEAR8:0: EEPROM Address

The EEPROM Address Registers – EEARH and EEARL – specify the EEPROM address in the 512 bytes EEPROM space. The EEPROM data bytes are addressed linearly between 0 and 511. The initial value of EEAR is undefined. A proper value must be written before the EEPROM may be accessed.


#### 8.6.2 EEDR - The EEPROM Data Register



# Bits 7:0 - EEDR7:0: EEPROM Data

For the EEPROM write operation, the EEDR Register contains the data to be written to the EEPROM in the address given by the EEAR Register. For the EEPROM read operation, the EEDR contains the data read out from the EEPROM at the address given by EEAR.

# 8.6.3 EECR – The EEPROM Control Register



# • Bits 7:4 - Res: Reserved Bits

These bits are reserved bits in the ATmega8A and will always read as zero.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



#### . Bit 3 - EERIE: EEPROM Ready Interrupt Enable

Writing EERIE to one enables the EEPROM Ready Interrupt if the I bit in SREG is set. Writing EERIE to zero disables the interrupt. The EEPROM Ready interrupt generates a constant interrupt when EEWE is cleared.

#### . Bit 2 - EEMWE: EEPROM Master Write Enable

The EEMWE bit determines whether setting EEWE to one causes the EEPROM to be written. When EEMWE is set, setting EEWE within four clock cycles will write data to the EEPROM at the selected address If EEMWE is zero, setting EEWE will have no effect. When EEMWE has been written to one by software, hardware clears the bit to zero after four clock cycles. See the description of the EEWE bit for an EEPROM write procedure.

#### • Bit 1 - EEWE: EEPROM Write Enable

The EEPROM Write Enable Signal EEWE is the write strobe to the EEPROM. When address and data are correctly set up, the EEWE bit must be written to one to write the value into the EEPROM. The EEMWE bit must be written to one before a logical one is written to EEWE, otherwise no EEPROM write takes place. The following procedure should be followed when writing the EEPROM (the order of steps 3 and 4 is not essential):

- 1. Wait until EEWE becomes zero.
- 2. Wait until SPMEN in SPMCR becomes zero.
- 3. Write new EEPROM address to EEAR (optional).
- 4. Write new EEPROM data to EEDR (optional).
- 5. Write a logical one to the EEMWE bit while writing a zero to EEWE in EECR.
- 6. Within four clock cycles after setting EEMWE, write a logical one to EEWE.

The EEPROM can not be programmed during a CPU write to the Flash memory. The software must check that the Flash programming is completed before initiating a new EEPROM write. Step 2 is only relevant if the software contains a boot loader allowing the CPU to program the Flash. If the Flash is never being updated by the CPU, step 2 can be omitted. See "Boot Loader Support – Read-While-Write Self-Programming" on page 194 for details about boot programming.

Caution: An interrupt between step 5 and step 6 will make the write cycle fail, since the EEPROM Master Write Enable will time-out. If an interrupt routine accessing the EEPROM is interrupting another EEPROM access, the EEAR or EEDR Register will be modified, causing the interrupted EEPROM access to fail. It is recommended to have the Global Interrupt Flag cleared during all the steps to avoid these problems.

When the write access time has elapsed, the EEWE bit is cleared by hardware. The user software can poll this bit and wait for a zero before writing the next byte. When EEWE has been set, the CPU is halted for two cycles before the next instruction is executed.

# • Bit 0 - EERE: EEPROM Read Enable

The EEPROM Read Enable Signal EERE is the read strobe to the EEPROM. When the correct address is set up in the EEAR Register, the EERE bit must be written to a logic one to trigger the EEPROM read. The EEPROM read access takes one instruction, and the requested data is available immediately. When the EEPROM is read, the CPU is halted for four cycles before the next instruction is executed.

The user should poll the EEWE bit before starting the read operation. If a write operation is in progress, it is neither possible to read the EEPROM, nor to change the EEAR Register.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



The calibrated Oscillator is used to time the EEPROM accesses. Table 8-4 lists the typical programming time for EEPROM access from the CPU.

Figure 8-4. EEPROM Programming Time

Symbol	Number of Calibrated RC Oscillator Cycles <sup>(1)</sup>	Typ Programming Time	
EEPROM Write (from CPU)	8448	8.5ms	

Note: 1. Uses 1MHz clock, independent of CKSEL Fuse settings.





The following code examples show one assembly and one C function for writing to the EEPROM. The examples assume that interrupts are controlled (for example by disabling interrupts globally) so that no interrupts will occur during execution of these functions. The examples also assume that no Flash boot loader is present in the software. If such code is present, the EEPROM write function must also wait for any ongoing SPM command to finish.

```
Assembly Code Example
   EEPROM_write:
    ; Wait for completion of previous write
    sbic EECR, EEWE
    rjmp EEPROM_write
    ; Set up address (r18:r17) in address register
    out EEARH, r18
    out EEARL, r17
    ; Write data (r16) to data register
    out EEDR, r16
    ; Write logical one to EEMWE
    sbi EECR, EEMWE
    ; Start eeprom write by setting EEWE
    sbi EECR, EEWE
C Code Example
   void EEPROM_write(unsigned int uiAddress, unsigned char ucData)
    /* Wait for completion of previous write */
    while(EECR & (1<<EEWE))
    /* Set up address and data registers */
    EEAR = uiAddress;
    EEDR = ucData:
    /* Write logical one to EEMWE */
    EECR |= (1<<EEMWE);
    /* Start eeprom write by setting EEWE */
    EECR |= (1<<EEWE);
   }
```



ATmega8A [DATASHEET] 8159E-AVR-02/2013



The next code examples show assembly and C functions for reading the EEPROM. The examples assume that interrupts are controlled so that no interrupts will occur during execution of these functions.

```
Assembly Code Example
   EEPROM_read:
    ; Wait for completion of previous write
    sbic EECR, EEWE
    rjmp EEPROM_read
    ; Set up address (r18:r17) in address register
    out EEARH, r18
    out EEARL, r17
     ; Start eeprom read by writing EERE
    sbi EECR.EERE
     ; Read data from data register
    in r16, EEDR
C Code Example
   unsigned char EEPROM_read(unsigned int uiAddress)
     /* Wait for completion of previous write */
    while(EECR & (1<<EEWE))
     /* Set up address register */
    EEAR = uiAddress;
     /* Start eeprom read by writing EERE */
    EECR |= (1<<EERE);
     /* Return data from data register */
    return EEDR;
```

### 8.6.4 EEPROM Write during Power-down Sleep Mode

When entering Power-down sleep mode while an EEPROM write operation is active, the EEPROM write operation will continue, and will complete before the Write Access time has passed. However, when the write operation is completed, the Oscillator continues running, and as a consequence, the device does not enter Power-down entirely. It is therefore recommended to verify that the EEPROM write operation is completed before entering Power-down.

#### 8.6.5 Preventing EEPROM Corruption

During periods of low  $V_{CC}$ , the EEPROM data can be corrupted because the supply voltage is too low for the CPU and the EEPROM to operate properly. These issues are the same as for board level systems using EEPROM, and the same design solutions should be applied.

An EEPROM data corruption can be caused by two situations when the voltage is too low. First, a regular write sequence to the EEPROM requires a minimum voltage to operate correctly. Second, the CPU itself can execute instructions incorrectly, if the supply voltage is too low.

EEPROM data corruption can easily be avoided by following this design recommendation:

Keep the AVR RESET active (low) during periods of insufficient power supply voltage. This can be done by enabling the internal Brown-out Detector (BOD). If the detection level of the internal BOD does not match the



ATmega8A [DATASHEET] 8159E-AVR-02/2013



needed detection level, an external low  $V_{\rm CC}$  Reset Protection circuit can be used. If a reset occurs while a write operation is in progress, the write operation will be completed provided that the power supply voltage is sufficient.



ATmega8A [DATASHEET] 8159E-AVR-02/2013




# 9. System Clock and Clock Options

# 9.1 Clock Systems and their Distribution

Figure 9-1 presents the principal clock systems in the AVR and their distribution. All of the clocks need not be active at a given time. In order to reduce power consumption, the clocks to modules not being used can be halted by using different sleep modes, as described in "Power Management and Sleep Modes" on page 32. The clock systems are detailed Figure 9-1.

Figure 9-1. Clock Distribution



# 9.1.1 CPU Clock - clk<sub>CPU</sub>

The CPU clock is routed to parts of the system concerned with operation of the AVR core. Examples of such modules are the General Purpose Register File, the Status Register and the Data memory holding the Stack Pointer. Halting the CPU clock inhibits the core from performing general operations and calculations.

# 9.1.2 I/O Clock - clk<sub>VO</sub>

The I/O clock is used by the majority of the I/O modules, like Timer/Counters, SPI, and USART. The I/O clock is also used by the External Interrupt module, but note that some external interrupts are detected by asynchronous logic, allowing such interrupts to be detected even if the I/O clock is halted. Also note that address recognition in the TWI module is carried out asynchronously when  $clk_{I/O}$  is halted, enabling TWI address reception in all sleep modes.





# 9.1.3 Flash Clock - clk<sub>FLASH</sub>

The Flash clock controls operation of the Flash interface. The Flash clock is usually active simultaneously with the CPU clock.

# 9.1.4 Asynchronous Timer Clock - clk<sub>ASY</sub>

The Asynchronous Timer clock allows the Asynchronous Timer/Counter to be clocked directly from an external 32kHz clock crystal. The dedicated clock domain allows using this Timer/Counter as a real-time counter even when the device is in sleep mode. The Asynchronous Timer/Counter uses the same XTAL pins as the CPU main clock but requires a CPU main clock frequency of more than four times the Oscillator frequency. Thus, asynchronous operation is only available while the chip is clocked on the Internal Oscillator.

# 9.1.5 ADC Clock - clk<sub>ADC</sub>

The ADC is provided with a dedicated clock domain. This allows halting the CPU and I/O clocks in order to reduce noise generated by digital circuitry. This gives more accurate ADC conversion results.

#### 9.2 Clock Sources

The device has the following clock source options, selectable by Flash Fuse Bits as shown below. The clock from the selected source is input to the AVR clock generator, and routed to the appropriate modules.

Table 9-1. Device Clocking Options Select<sup>(1)</sup>

Device Clocking Option	CKSEL3:0
External Crystal/Ceramic Resonator	1111 - 1010
External Low-frequency Crystal	1001
External RC Oscillator	1000 - 0101
Calibrated Internal RC Oscillator	0100 - 0001
External Clock	0000

Note: 1. For all fuses "1" means unprogrammed while "0" means programmed.

The various choices for each clocking option is given in the following sections. When the CPU wakes up from Power-down or Power-save, the selected clock source is used to time the start-up, ensuring stable Oscillator operation before instruction execution starts. When the CPU starts from reset, there is as an additional delay allowing the power to reach a stable level before commencing normal operation. The Watchdog Oscillator is used for timing this real-time part of the start-up time. The number of WDT Oscillator cycles used for each time-out is shown in Table 9-2. The frequency of the Watchdog Oscillator is voltage dependent as shown in "Typical Characteristics – TA = -40°C to 85°C". The device is shipped with CKSEL = "0001" and SUT = "10" (1MHz Internal RC Oscillator, slowly rising power).

Table 9-2. Number of Watchdog Oscillator Cycles

Typical Time-out (V <sub>CC</sub> = 5.0V)	Typical Time-out (V <sub>CC</sub> = 3.0V)	Number of Cycles
4.1 ms	4.3 ms	4K (4,096)
65 ms	69 ms	64K (65,536)

### 9.3 Crystal Oscillator

XTAL1 and XTAL2 are input and output, respectively, of an inverting amplifier which can be configured for use as an On-chip Oscillator, as shown in Figure 9-2. Either a quartz crystal or a ceramic resonator may be used. The CKOPT Fuse selects between two different Oscillator amplifier modes. When CKOPT is programmed, the Oscillator output will oscillate a full rail-to-rail swing on the output. This mode is suitable when operating in a very noisy environment or when the output from XTAL2 drives a second clock buffer. This mode has a wide frequency range.




ATmega8A [DATASHEET] 8159E-AVR-02/2013



When CKOPT is unprogrammed, the Oscillator has a smaller output swing. This reduces power consumption considerably. This mode has a limited frequency range and it cannot be used to drive other clock buffers.

For resonators, the maximum frequency is 8MHz with CKOPT unprogrammed and 16 MHz with CKOPT programmed. C1 and C2 should always be equal for both crystals and resonators. The optimal value of the capacitors depends on the crystal or resonator in use, the amount of stray capacitance, and the electromagnetic noise of the environment. Some initial guidelines for choosing capacitors for use with crystals are given in Table 9-3. For ceramic resonators, the capacitor values given by the manufacturer should be used.

Figure 9-2. Crystal Oscillator Connections



The Oscillator can operate in three different modes, each optimized for a specific frequency range. The operating mode is selected by the fuses CKSEL3:1 as shown in Table 9-3.

Table 9-3. Crystal Oscillator Operating Modes

СКОРТ	CKSEL3:1	Frequency Range(MHz)	Recommended Range for Capacitors C1 and C2 for Use with Crystals (pF)
1	101(1)	0.4 - 0.9	=/
1	110	0.9 - 3.0	12 - 22
1	111	3.0 - 8.0	12 - 22
0	101, 110, 111	1.0 ≤	12 - 22

Note: 1. This option should not be used with crystals, only with ceramic resonators.

The CKSEL0 Fuse together with the SUT1:0 Fuses select the start-up times as shown in Table 9-4.





Table 9-4. Start-up Times for the Crystal Oscillator Clock Selection

CKSEL0	SUT1:0	Start-up Time from Power-down and Power-save	Additional Delay from Reset (V <sub>CC</sub> = 5.0V)	Recommended Usage
0	00	258 CK <sup>(1)</sup>	4.1 ms	Ceramic resonator, fast rising power
0	01	258 CK <sup>(1)</sup>	65 ms	Ceramic resonator, slowly rising power
0	10	1K CK <sup>(2)</sup>	122	Ceramic resonator, BOD enabled
0	11	1K CK <sup>(2)</sup>	4.1 ms	Ceramic resonator, fast rising power
1	00	1K CK <sup>(2)</sup>	65 ms	Ceramic resonator, slowly rising power
1	01	16K CK	-	Crystal Oscillator, BOD enabled
1	10	16K CK	4.1 ms	Crystal Oscillator, fast rising power
Ĭ	11	16K CK	65 ms	Crystal Oscillator, slowly rising power

Notes: 1. These options should only be used when not operating close to the maximum frequency of the device, and only if frequency stability at start-up is not important for the application. These options are not suitable for crystals.

# 9.4 Low-frequency Crystal Oscillator

To use a 32.768 kHz watch crystal as the clock source for the device, the Low-frequency Crystal Oscillator must be selected by setting the CKSEL Fuses to "1001". The crystal should be connected as shown in Figure 9-2. By programming the CKOPT Fuse, the user can enable internal capacitors on XTAL1 and XTAL2, thereby removing the need for external capacitors. The internal capacitors have a nominal value of 36 pF.

When this Oscillator is selected, start-up times are determined by the SUT Fuses as shown in Table 9-5.

Table 9-5. Start-up Times for the Low-frequency Crystal Oscillator Clock Selection

SUT1:0	Start-up Time from Power-down and Power-save	Additional Delay from Reset (V <sub>CC</sub> = 5.0V)	Recommended Usage		
00	1K CK <sup>(1)</sup>	4.1 ms	Fast rising power or BOD enabled		
01	1K CK <sup>(1)</sup>	65 ms	Slowly rising power		
10	32K CK	65 ms	Stable frequency at start-up		
11		Reserved			

Note: 1. These options should only be used if frequency stability at start-up is not important for the application.

# 9.5 External RC Oscillator

For timing insensitive applications, the external RC configuration shown in Figure 9-3 can be used. The frequency is roughly estimated by the equation f = 1/(3RC). C should be at least 22 pF. By programming the CKOPT Fuse, the user can enable an internal 36 pF capacitor between XTAL1 and GND, thereby removing the need for an external capacitor.




ATmega8A [DATASHEET] 8159E-AVR-02/2013

These options are intended for use with ceramic resonators and will ensure frequency stability at start-up. They can also be used with crystals when not operating close to the maximum frequency of the device, and if frequency stability at start-up is not important for the application.



Figure 9-3. External RC Configuration



The Oscillator can operate in four different modes, each optimized for a specific frequency range. The operating mode is selected by the fuses CKSEL3:0 as shown in Table 9-6.

Table 9-6. External RC Oscillator Operating Modes

CKSEL3:0	Frequency Range (MHz)		
0101	0.1 - 0.9		
0110	0.9 - 3.0		
0111	3.0 - 8.0		
1000	8.0 - 12.0		

When this Oscillator is selected, start-up times are determined by the SUT Fuses as shown in Table 9-7.

Table 9-7. Start-up Times for the External RC Oscillator Clock Selection

SUT1:0	Start-up Time from Power-down and Power-save	Additional Delay from Reset (V <sub>CC</sub> = 5.0V)	Recommended Usage
00	18 CK	=	BOD enabled
01	18 CK	4.1 ms	Fast rising power
10	18 CK	65 ms	Slowly rising power
11	6 CK <sup>(1)</sup>	4.1 ms	Fast rising power or BOD enabled

Note: 1. This option should not be used when operating close to the maximum frequency of the device.





### 9.6 Calibrated Internal RC Oscillator

The calibrated internal RC Oscillator provides a fixed 1.0, 2.0, 4.0, or 8.0MHz clock. All frequencies are nominal values at 5V and 25°C. This clock may be selected as the system clock by programming the CKSEL Fuses as shown in Table 9-8. If selected, it will operate with no external components. The CKOPT Fuse should always be unprogrammed when using this clock option. During reset, hardware loads the 1MHz calibration byte into the OSC-CAL Register and thereby automatically calibrates the RC Oscillator. At 5V, 25°C and 1.0MHz Oscillator frequency selected, this calibration gives a frequency within  $\pm$  3% of the nominal frequency. Using run-time calibration methods as described in application notes available at www.atmel.com/avr it is possible to achieve  $\pm$  1% accuracy at any given  $V_{CC}$  and Temperature. When this Oscillator is used as the chip clock, the Watchdog Oscillator will still be used for the Watchdog Timer and for the Reset Time-out. For more information on the pre-programmed calibration value, see the section "Calibration Byte" on page 209.

Table 9-8. Internal Calibrated RC Oscillator Operating Modes

CKSEL3:0	Nominal Frequency (MHz)
0001(1)	1.0
0010	2.0
0011	4.0
0100	8.0

Note: 1. The device is shipped with this option selected.

When this Oscillator is selected, start-up times are determined by the SUT Fuses as shown in Table 9-9. PB6 (XTAL1/TOSC1) and PB7(XTAL2/TOSC2) can be used as either general I/O pins or Timer Oscillator pins:

Table 9-9. Start-up Times for the Internal Calibrated RC Oscillator Clock Selection

SUT1:0	Start-up Time from Power-down and Power- save	Additional Delay from Reset (V <sub>cc</sub> = 5.0V)	Recommended Usage		
00	6 CK	-	BOD enabled		
01	6 CK	4.1 ms	Fast rising power		
10(1)	6 CK	65 ms	Slowly rising power		
11		Reserved			

Note: 1. The device is shipped with this option selected.






#### 9.7 External Clock

To drive the device from an external clock source, XTAL1 should be driven as shown in Figure 9-4. To run the device on an external clock, the CKSEL Fuses must be programmed to "0000". By programming the CKOPT Fuse, the user can enable an internal 36 pF capacitor between XTAL1 and GND, and XTAL2 and GND.

Figure 9-4. External Clock Drive Configuration



When this clock source is selected, start-up times are determined by the SUT Fuses as shown in Table 9-10.

Table 9-10. Start-up Times for the External Clock Selection

SUT1:0	Start-up Time from Power-down and Power-save	Additional Delay from Reset (V <sub>CC</sub> = 5.0V)	Recommended Usage
00	6 CK	_	BOD enabled
01	6 CK	4.1 ms	Fast rising power
10	6 CK	65 ms	Slowly rising power
11		Reserved	

When applying an external clock, it is required to avoid sudden changes in the applied clock frequency to ensure stable operation of the MCU. A variation in frequency of more than 2% from one clock cycle to the next can lead to unpredictable behavior. It is required to ensure that the MCU is kept in Reset during such changes in the clock frequency.

# 9.8 Timer/Counter Oscillator

For AVR microcontrollers with Timer/Counter Oscillator pins (TOSC1 and TOSC2), the crystal is connected directly between the pins. By programming the CKOPT Fuse, the user can enable internal capacitors on XTAL1 and XTAL2, thereby removing the need for external capacitors. The Oscillator is optimized for use with a 32,768 kHz watch crystal. Applying an external clock source to TOSC1 is not recommended.

Note: The Timer/Counter Oscillator uses the same type of crystal oscillator as Low-Frequency Oscillator and the internal capacitors have the same nominal value of 36 pF.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



# 9.9 Register Description

### 9.9.1 OSCCAL - Oscillator Calibration Register

Bit	7	6	5	4	3	2	1	0	
	CAL7	CAL6	CAL5	CAL4	CAL3	CAL2	CAL1	CALO	OSCCAL
Read/Write	RM	RAW	R/W	R/W	R/W	R/W	RAV	R/W	•
Initial Value			De	vice Specific	Calibration V	alue			

#### . Bits 7:0 - CAL7:0: Oscillator Calibration Value

Writing the calibration byte to this address will trim the Internal Oscillator to remove process variations from the Oscillator frequency. During Reset, the 1MHz calibration value which is located in the signature row High byte (address 0x00) is automatically loaded into the OSCCAL Register. If the internal RC is used at other frequencies, the calibration values must be loaded manually. This can be done by first reading the signature row by a programmer, and then store the calibration values in the Flash or EEPROM. Then the value can be read by software and loaded into the OSCCAL Register. When OSCCAL is zero, the lowest available frequency is chosen. Writing nonzero values to this register will increase the frequency of the Internal Oscillator. Writing 0xFF to the register gives the highest available frequency. The calibrated Oscillator is used to time EEPROM and Flash access. If EEPROM or Flash is written, do not calibrate to more than 10% above the nominal frequency. Otherwise, the EEPROM or Flash write may fail. Note that the Oscillator is intended for calibration to 1.0, 2.0, 4.0, or 8.0 MHz. Tuning to other values is not guaranteed, as indicated in Table 9-11.

Table 9-11. Internal RC Oscillator Frequency Range

OSCCAL Value	Min Frequency in Percentage of Nominal Frequency (%)	Max Frequency in Percentage of Nominal Frequency (%)
0x00	50	100
0x7F	75	150
0xFF	100	200





# 10. Power Management and Sleep Modes

### 10.1 Sleep Modes

Sleep modes enable the application to shut down unused modules in the MCU, thereby saving power. The AVR provides various sleep modes allowing the user to tailor the power consumption to the application's requirements.

Figure 9-1 on page 24 presents the different clock systems in the ATmega8A, and their distribution. The figure is helpful in selecting an appropriate sleep mode. Table 10-1 shows the different clock options and their wake-up sources.

Table 10-1. Active Clock Domains and Wake-up Sources in the Different Sleep Modes

	Active Clock Domains					Oscil	lators		Wake	-up So	ource	s	
Sleep Mode	clkcpu	CIKFLASH	clk <sub>io</sub>	clk <sub>ADC</sub>	clk <sub>ASY</sub>	Main Clock Source Enabled	Timer Osc. Enabled	INT1/ INTO	TWIAddress Match	Timer2	SPM/ EEPROM Ready	ADC	Other I/O
Idle			Х	Х	Х	Х	X <sup>(2)</sup>	Х	Х	Х	Х	Х	Х
ADC Noise Reduction				х	х	х	X <sup>(2)</sup>	X <sup>(3)</sup>	х	Х	х	х	
Power-down								X <sup>(3)</sup>	Х				
Power-save					X <sup>(2)</sup>		X <sup>(2)</sup>	X <sup>(3)</sup>	Х	X <sup>(2)</sup>			
Standby <sup>(1)</sup>						Х		X <sup>(3)</sup>	х				

Notes: 1. External Crystal or resonator selected as clock source.

- 2. If AS2 bit in ASSR is set.
- 3. Only level interrupt INT1 and INT0.

To enter any of the five sleep modes, the SE bit in MCUCR must be written to logic one and a SLEEP instruction must be executed. The SM2, SM1, and SM0 bits in the MCUCR Register select which sleep mode (Idle, ADC Noise Reduction, Power-down, Power-save, or Standby) will be activated by the SLEEP instruction. See Table 10-1 for a summary.

If an enabled interrupt occurs while the MCU is in a sleep mode, the MCU wakes up. The MCU is then halted for four cycles in addition to the start-up time, it executes the interrupt routine, and resumes execution from the instruction following SLEEP. The contents of the Register File and SRAM are unaltered when the device wakes up from sleep. If a reset occurs during sleep mode, the MCU wakes up and executes from the Reset Vector.

Note that the Extended Standby mode present in many other AVR MCUs has been removed in the ATmega8A, as the TOSC and XTAL inputs share the same physical pins.

# 10.2 Idle Mode

When the SM2:0 bits are written to 000, the SLEEP instruction makes the MCU enter Idle mode, stopping the CPU but allowing SPI, USART, Analog Comparator, ADC, Two-wire Serial Interface, Timer/Counters, Watchdog, and





the interrupt system to continue operating. This sleep mode basically halts clk<sub>CPU</sub> and clk<sub>FLASH</sub>, while allowing the other clocks to run.

Idle mode enables the MCU to wake up from external triggered interrupts as well as internal ones like the Timer Overflow and USART Transmit Complete interrupts. If wake-up from the Analog Comparator interrupt is not required, the Analog Comparator can be powered down by setting the ACD bit in the Analog Comparator Control and Status Register – ACSR. This will reduce power consumption in Idle mode. If the ADC is enabled, a conversion starts automatically when this mode is entered.

#### 10.3 ADC Noise Reduction Mode

When the SM2:0 bits are written to 001, the SLEEP instruction makes the MCU enter ADC Noise Reduction mode, stopping the CPU but allowing the ADC, the external interrupts, the Two-wire Serial Interface address watch, Timer/Counter2 and the Watchdog to continue operating (if enabled). This sleep mode basically halts  $clk_{LO}$ ,  $clk_{CPU}$ , and  $clk_{FLASH}$ , while allowing the other clocks to run.

This improves the noise environment for the ADC, enabling higher resolution measurements. If the ADC is enabled, a conversion starts automatically when this mode is entered. Apart form the ADC Conversion Complete interrupt, only an External Reset, a Watchdog Reset, a Brown-out Reset, a Two-wire Serial Interface address match interrupt, a Timer/Counter2 interrupt, an SPM/EEPROM ready interrupt, or an external level interrupt on INT0 or INT1, can wake up the MCU from ADC Noise Reduction mode.

# 10.4 Power-down Mode

When the SM2:0 bits are written to 010, the SLEEP instruction makes the MCU enter Power-down mode. In this mode, the External Oscillator is stopped, while the external interrupts, the Two-wire Serial Interface address watch, and the Watchdog continue operating (if enabled). Only an External Reset, a Watchdog Reset, a Brown-out Reset, a Two-wire Serial Interface address match interrupt, or an external level interrupt on INT0 or INT1, can wake up the MCU. This sleep mode basically halts all generated clocks, allowing operation of asynchronous modules only.

Note that if a level triggered interrupt is used for wake-up from Power-down mode, the changed level must be held for some time to wake up the MCU. Refer to "External Interrupts" on page 64 for details.

When waking up from Power-down mode, there is a delay from the wake-up condition occurs until the wake-up becomes effective. This allows the clock to restart and become stable after having been stopped. The wake-up period is defined by the same CKSEL Fuses that define the Reset Time-out period, as described in "Clock Sources" on page 25.

# 10.5 Power-save Mode

When the SM2:0 bits are written to 011, the SLEEP instruction makes the MCU enter Power-save mode. This mode is identical to Power-down, with one exception:

If Timer/Counter2 is clocked asynchronously, i.e. the AS2 bit in ASSR is set, Timer/Counter2 will run during sleep. The device can wake up from either Timer Overflow or Output Compare event from Timer/Counter2 if the corresponding Timer/Counter2 interrupt enable bits are set in TIMSK, and the global interrupt enable bit in SREC is set.

If the asynchronous timer is NOT clocked asynchronously, Power-down mode is recommended instead of Power-save mode because the contents of the registers in the asynchronous timer should be considered undefined after wake-up in Power-save mode if AS2 is 0.

This sleep mode basically halts all clocks except clk<sub>ASY</sub>, allowing operation only of asynchronous modules, including Timer/Counter 2 if clocked asynchronously.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



### 10.6 Standby Mode

When the SM2:0 bits are 110 and an external crystal/resonator clock option is selected, the SLEEP instruction makes the MCU enter Standby mode. This mode is identical to Power-down with the exception that the Oscillator is kept running. From Standby mode, the device wakes up in 6 clock cycles.

### 10.7 Minimizing Power Consumption

There are several issues to consider when trying to minimize the power consumption in an AVR controlled system. In general, sleep modes should be used as much as possible, and the sleep mode should be selected so that as few as possible of the device's functions are operating. All functions not needed should be disabled. In particular, the following modules may need special consideration when trying to achieve the lowest possible power consumption.

#### 10.7.1 Analog-to-Digital Converter (ADC)

If enabled, the ADC will be enabled in all sleep modes. To save power, the ADC should be disabled before entering any sleep mode. When the ADC is turned off and on again, the next conversion will be an extended conversion. Refer to "Analog-to-Digital Converter" on page 182 for details on ADC operation.

#### 10.7.2 Analog Comparator

When entering Idle mode, the Analog Comparator should be disabled if not used. When entering ADC Noise Reduction mode, the Analog Comparator should be disabled. In the other sleep modes, the Analog Comparator is automatically disabled. However, if the Analog Comparator is set up to use the Internal Voltage Reference as input, the Analog Comparator should be disabled in all sleep modes. Otherwise, the Internal Voltage Reference will be enabled, independent of sleep mode. Refer to "Analog Comparator" on page 179 for details on how to configure the Analog Comparator.

#### 10.7.3 Brown-out Detector

If the Brown-out Detector is not needed in the application, this module should be turned off. If the Brown-out Detector is enabled by the BODEN Fuse, it will be enabled in all sleep modes, and hence, always consume power. In the deeper sleep modes, this will contribute significantly to the total current consumption. Refer to "Brown-out Detection" on page 38 for details on how to configure the Brown-out Detector.

#### 10.7.4 Internal Voltage Reference

The Internal Voltage Reference will be enabled when needed by the Brown-out Detector, the Analog Comparator or the ADC. If these modules are disabled as described in the sections above, the internal voltage reference will be disabled and it will not be consuming power. When turned on again, the user must allow the reference to start up before the output is used. If the reference is kept on in sleep mode, the output can be used immediately. Refer to "Internal Voltage Reference" on page 39 for details on the start-up time.

### 10.7.5 Watchdog Timer

If the Watchdog Timer is not needed in the application, this module should be turned off. If the Watchdog Timer is enabled, it will be enabled in all sleep modes, and hence, always consume power. In the deeper sleep modes, this will contribute significantly to the total current consumption. Refer to "Watchdog Timer" on page 40 for details on how to configure the Watchdog Timer.

### 10.7.6 Port Pins

When entering a sleep mode, all port pins should be configured to use minimum power. The most important thing is then to ensure that no pins drive resistive loads. In sleep modes where the both the I/O clock  $(clk_{IO})$  and the ADC clock  $(clk_{ADC})$  are stopped, the input buffers of the device will be disabled. This ensures that no power is consumed by the input logic when not needed. In some cases, the input logic is needed for detecting wake-up conditions, and it will then be enabled. Refer to the section "Digital Input Enable and Sleep Modes" on page 53 for



ATmega8A [DATASHEET] 8159E-AVR-02/2013



details on which pins are enabled. If the input buffer is enabled and the input signal is left floating or have an analog signal level close to  $V_{\rm CC}/2$ , the input buffer will use excessive power.

# 10.8 Register Description

### 10.8.1 MCUCR - MCU Control Register

The MCU Control Register contains control bits for power management.

Bit	7	6	5	4	3	2	1	0	
	SE	SM2	SM1	SM0	ISC11	ISC10	ISC01	ISC00	MCUCR
Read/Write	R/W	R/W	R/W	RW	R/W	RW	R/W	RW	
Initial Value	0	0	0	0	0	0	0	0	

# • Bit 7 - SE: Sleep Enable

The SE bit must be written to logic one to make the MCU enter the sleep mode when the SLEEP instruction is executed. To avoid the MCU entering the sleep mode unless it is the programmer's purpose, it is recommended to set the Sleep Enable (SE) bit just before the execution of the SLEEP instruction.

# • Bits 6:4 - SM2:0: Sleep Mode Select Bits 2, 1, and 0

These bits select between the five available sleep modes as shown in Table 10-2.

Table 10-2. Sleep Mode Select

SM2	SM1	SM0	Sleep Mode	
0	0	0	Idle	
0	0	1	ADC Noise Reduction	
0	1	0	Power-down	
0	1	1	Power-save	
1	0	0	Reserved	
1	0	1	Reserved	
1	1	0	Standby <sup>(1)</sup>	

Note: 1. Standby mode is only available with external crystals or resonators.





# 11. System Control and Reset

### 11.1 Resetting the AVR

During Reset, all I/O Registers are set to their initial values, and the program starts execution from the Reset Vector. If the program never enables an interrupt source, the Interrupt Vectors are not used, and regular program code can be placed at these locations. This is also the case if the Reset Vector is in the Application section while the Interrupt Vectors are in the boot section or vice versa. The circuit diagram in Figure 11-1 shows the Reset Logic. Table 26-3 on page 228 defines the electrical parameters of the reset circuitry.

The I/O ports of the AVR are immediately reset to their initial state when a reset source goes active. This does not require any clock source to be running.

After all reset sources have gone inactive, a delay counter is invoked, stretching the internal reset. This allows the power to reach a stable level before normal operation starts. The time-out period of the delay counter is defined by the user through the CKSEL Fuses. The different selections for the delay period are presented in "Clock Sources" on page 25.

### 11.2 Reset Sources

The ATmega8A has four sources of Reset:


- Power-on Reset. The MCU is reset when the supply voltage is below the Power-on Reset threshold (V<sub>POI</sub>).
- External Reset. The MCU is reset when a low level is present on the RESET pin for longer than the minimum pulse length.
- Watchdog Reset. The MCU is reset when the Watchdog Timer period expires and the Watchdog is enabled.
- Brown-out Reset. The MCU is reset when the supply voltage V<sub>CC</sub> is below the Brown-out Reset threshold (V<sub>BOT</sub>)
  and the Brown-out Detector is enabled.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



Figure 11-1. Reset Logic



### 11.2.1 Power-on Reset

A Power-on Reset (POR) pulse is generated by an On-chip detection circuit. The detection level is defined in Table 26-3 on page 228. The POR is activated whenever  $V_{\rm CC}$  is below the detection level. The POR circuit can be used to trigger the Start-up Reset, as well as to detect a failure in supply voltage.

A Power-on Reset (POR) circuit ensures that the device is reset from Power-on. Reaching the Power-on Reset threshold voltage invokes the delay counter, which determines how long the device is kept in RESET after  $V_{CC}$  rise. The RESET signal is activated again, without any delay, when  $V_{CC}$  decreases below the detection level.

Figure 11-2. MCU Start-up,  $\overline{\text{RESET}}$  Tied to  $V_{\text{CC}}$ 










Figure 11-3. MCU Start-up, RESET Extended Externally



### 11.2.2 External Reset

An External Reset is generated by a low level on the  $\overline{\text{RESET}}$  pin. Reset pulses longer than the minimum pulse width (see Table 26-3 on page 228) will generate a reset, even if the clock is not running. Shorter pulses are not guaranteed to generate a reset. When the applied signal reaches the Reset Threshold Voltage –  $V_{RST}$  on its positive edge, the delay counter starts the MCU after the time-out period  $t_{TOUT}$  has expired.

Figure 11-4. External Reset During Operation



## 11.2.3 Brown-out Detection

ATmega8A has an On-chip Brown-out Detection (BOD) circuit for monitoring the  $V_{\rm CC}$  level during operation by comparing it to a fixed trigger level. The trigger level for the BOD can be selected by the fuse BODLEVEL to be 2.7V (BODLEVEL unprogrammed), or 4.0V (BODLEVEL programmed). The trigger level has a hysteresis to ensure spike free Brown-out Detection. The hysteresis on the detection level should be interpreted as  $V_{\rm BOT} = V_{\rm HYST}/2$ .


The BOD circuit can be enabled/disabled by the fuse BODEN. When the BOD is enabled (BODEN programmed), and  $V_{\rm CC}$  decreases to a value below the trigger level ( $V_{\rm BOT}$  in Figure 11-5), the Brown-out Reset is immediately activated. When  $V_{\rm CC}$  increases above the trigger level ( $V_{\rm BOT}$  in Figure 11-5), the delay counter starts the MCU after the time-out period  $t_{\rm TOUT}$  has expired.

The BOD circuit will only detect a drop in  $V_{CC}$  if the voltage stays below the trigger level for longer than  $t_{BOD}$  given in Table 26-3 on page 228.






Figure 11-5. Brown-out Reset During Operation



## 11.2.4 Watchdog Reset

When the Watchdog times out, it will generate a short reset pulse of 1 CK cycle duration. On the falling edge of this pulse, the delay timer starts counting the time-out period  $t_{TOUT}$ . Refer to page 40 for details on operation of the Watchdog Timer.

Figure 11-6. Watchdog Reset During Operation



# 11.3 Internal Voltage Reference

ATmega8A features an internal bandgap reference. This reference is used for Brown-out Detection, and it can be used as an input to the Analog Comparator or the ADC. The 2.56V reference to the ADC is generated from the internal bandgap reference.

### 11.3.1 Voltage Reference Enable Signals and Start-up Time

The voltage reference has a start-up time that may influence the way it should be used. The start-up time is given in Table 26-3 on page 228. To save power, the reference is not always turned on. The reference is on during the following situations:

- 1. When the BOD is enabled (by programming the BODEN Fuse).
- 2. When the bandgap reference is connected to the Analog Comparator (by setting the ACBG bit in ACSR).
- 3. When the ADC is enabled.

Thus, when the BOD is not enabled, after setting the ACBG bit or enabling the ADC, the user must always allow the reference to start up before the output from the Analog Comparator or ADC is used. To reduce power consumption in Power-down mode, the user can avoid the three conditions above to ensure that the reference is turned off before entering Power-down mode.






## 11.4 Watchdog Timer

The Watchdog Timer is clocked from a separate On-chip Oscillator which runs at 1 MHz. This is the typical value at  $V_{\rm CC}$  = 5V. See characterization data for typical values at other  $V_{\rm CC}$  levels. By controlling the Watchdog Timer prescaler, the Watchdog Reset interval can be adjusted as shown in Table 11-7 on page 40. The WDR – Watchdog Reset – instruction resets the Watchdog Timer. The Watchdog Timer is also reset when it is disabled and when a Chip Reset occurs. Eight different clock cycle periods can be selected to determine the reset period. If the reset period expires without another Watchdog Reset, the ATmega8A resets and executes from the Reset Vector. For timing details on the Watchdog Reset, refer to "Watchdog Reset" on page 39.

To prevent unintentional disabling of the Watchdog, a special turn-off sequence must be followed when the Watchdog is disabled. Refer to the description of the Watchdog Timer Control Register for details.

Figure 11-7. Watchdog Timer



# 11.5 Timed Sequences for Changing the Configuration of the Watchdog Timer

The sequence for changing the Watchdog Timer configuration differs slightly between the safety levels. Separate procedures are described for each level.

Assembly Code Example





```
WDT_off:
    ; reset WDT
    WDR
    ; Write logical one to WDCE and WDE
    in r16, WDTCR
    ori r16, (1<<WDCE) | (1<<WDE)
    out WDTCR, r16
    ; Turn off WDT
    ldi r16, (0<<WDE)
    out WDTCR, r16
    ret
C Code Example
   void WDT_off(void)
    /* reset WDT */
    _WDR();
    /* Write logical one to WDCE and WDE */
    WDTCR |= (1<<WDCE) | (1<<WDE);
    /* Turn off WDT */
    WDTCR = 0x00;
```

## 11.5.1 Safety Level 1 (WDTON Fuse Unprogrammed)

In this mode, the Watchdog Timer is initially disabled, but can be enabled by writing the WDE bit to 1 without any restriction. A timed sequence is needed when changing the Watchdog Time-out period or disabling an enabled Watchdog Timer. To disable an enabled Watchdog Timer and/or changing the Watchdog Time-out, the following procedure must be followed:

- In the same operation, write a logic one to WDCE and WDE. A logic one must be written to WDE regardless of the previous value of the WDE bit.
- Within the next four clock cycles, in the same operation, write the WDE and WDP bits as desired, but with the WDCE bit cleared.

# 11.5.2 Safety Level 2 (WDTON Fuse Programmed)

In this mode, the Watchdog Timer is always enabled, and the WDE bit will always read as one. A timed sequence is needed when changing the Watchdog Time-out period. To change the Watchdog Time-out, the following procedure must be followed:

 In the same operation, write a logical one to WDCE and WDE. Even though the WDE always is set, the WDE must be written to one to start the timed sequence.

Within the next four clock cycles, in the same operation, write the WDP bits as desired, but with the WDCE bit cleared. The value written to the WDE bit is irrelevant.




ATmega8A [DATASHEET] 8159E-AVR-02/2013



# 11.6 Register Description

## 11.6.1 MCUCSR - MCU Control and Status Register

The MCU Control and Status Register provides information on which reset source caused an MCU Reset.



#### · Bit 7:4 - Res: Reserved Bits

These bits are reserved bits in the ATmega8A and always read as zero.

### . Bit 3 - WDRF: Watchdog Reset Flag

This bit is set if a Watchdog Reset occurs. The bit is reset by a Power-on Reset, or by writing a logic zero to the flag.

## . Bit 2 - BORF: Brown-out Reset Flag

This bit is set if a Brown-out Reset occurs. The bit is reset by a Power-on Reset, or by writing a logic zero to the flag.

## • Bit 1 - EXTRF: External Reset Flag

This bit is set if an External Reset occurs. The bit is reset by a Power-on Reset, or by writing a logic zero to the flag.

### . Bit 0 - PORF: Power-on Reset Flag

This bit is set if a Power-on Reset occurs. The bit is reset only by writing a logic zero to the flag.

To make use of the Reset Flags to identify a reset condition, the user should read and then reset the MCUCSR as early as possible in the program. If the register is cleared before another reset occurs, the source of the reset can be found by examining the Reset Flags.

# 11.6.2 WDTCR - Watchdog Timer Control Register

Bit	7	6	5	4	3	2	1	0	
	-	-	- 5	WDCE	WDE	WDP2	WDP1	WDP0	WDTCR
Read/Write	R	R	R	R/W	R/W	RW	R/W	RW	₹1.
Initial Value	0	0	0	0	0	0	0	0	

# · Bits 7:5 - Res: Reserved Bits

These bits are reserved bits in the ATmega8A and will always read as zero.

# • Bit 4 - WDCE: Watchdog Change Enable

This bit must be set when the WDE bit is written to logic zero. Otherwise, the Watchdog will not be disabled. Once written to one, hardware will clear this bit after four clock cycles. Refer to the description of the WDE bit for a Watchdog disable procedure. In Safety Level 1 and 2, this bit must also be set when changing the prescaler bits. See the Code Examples on page 40.

### · Bit 3 - WDE: Watchdog Enable

When the WDE is written to logic one, the Watchdog Timer is enabled, and if the WDE is written to logic zero, the Watchdog Timer function is disabled. WDE can only be cleared if the WDCE bit has logic level one. To disable an enabled Watchdog Timer, the following procedure must be followed:



ATmega8A [DATASHEET] 8159E-AVR-02/2013



- In the same operation, write a logic one to WDCE and WDE. A logic one must be written to WDE even though it is set to one before the disable operation starts.
- 2. Within the next four clock cycles, write a logic 0 to WDE. This disables the Watchdog.

## • Bits 2:0 - WDP2, WDP1, WDP0: Watchdog Timer Prescaler 2, 1, and 0

The WDP2, WDP1, and WDP0 bits determine the Watchdog Timer prescaling when the Watchdog Timer is enabled. The different prescaling values and their corresponding Timeout Periods are shown in Table 11-1.

Table 11-1. Watchdog Timer Prescale Select

WDP2	WDP1	WDP0	Number of WDT Oscillator Cycles	Typical Time-out at V <sub>CC</sub> = 3.0V	Typical Time-out at V <sub>CC</sub> = 5.0V
0	0	0	16K (16,384)	17.1 ms	16.3 ms
0	0	1	32K (32,768)	34.3 ms	32.5 ms
0	1	0	64K (65,536)	68.5 ms	65 ms
0	1	1	128K (131,072)	0.14 s	0.13 s
1	0	0	256K (262,144)	0.27 s	0.26 s
1	0	1	512K (524,288)	0.55 s	0.52 s
1	1	0	1,024K (1,048,576)	1.1 s	1.0 s
1	1	1	2,048K (2,097,152)	2.2 s	2.1 s

The following code example shows one assembly and one C function for turning off the WDT. The example assumes that interrupts are controlled (for example, by disabling interrupts globally) so that no interrupts will occur during execution of these functions.





# 12. Interrupts

This section describes the specifics of the interrupt handling performed by the ATmega8A. For a general explanation of the AVR interrupt handling, refer to "Reset and Interrupt Handling" on page 12.

# 12.1 Interrupt Vectors in ATmega8A

Table 12-1. Reset and Interrupt Vectors

Vector No.	Program Address <sup>(2)</sup>	Source	Interrupt Definition
1	0x000 <sup>(1)</sup>	RESET	External Pin, Power-on Reset, Brown-out Reset, and Watchdog Reset
2	0x001	INT0	External Interrupt Request 0
3	0x002	INT1	External Interrupt Request 1
4	0x003	TIMER2 COMP	Timer/Counter2 Compare Match
5	0x004	TIMER2 OVF	Timer/Counter2 Overflow
6	0x005	TIMER1 CAPT	Timer/Counter1 Capture Event
7	0x006	TIMER1 COMPA	Timer/Counter1 Compare Match A
8	0x007	TIMER1 COMPB	Timer/Counter1 Compare Match B
9	0x008	TIMER1 OVF	Timer/Counter1 Overflow
10	0x009	TIMERO OVF	Timer/Counter0 Overflow
11	0x00A	SPI, STC	Serial Transfer Complete
12	0x00B	USART, RXC	USART, Rx Complete
13	0x00C	USART, UDRE	USART Data Register Empty
14	0x00D	USART, TXC	USART, Tx Complete
15	0x00E	ADC	ADC Conversion Complete
16	0x00F	EE_RDY	EEPROM Ready
17	0x010	ANA_COMP	Analog Comparator
18	0x011	TWI	Two-wire Serial Interface
19	0x012	SPM_RDY	Store Program Memory Ready

Notes: 1. When the BOOTRST Fuse is programmed, the device will jump to the Boot Loader address at reset, see "Boot Loader Support – Read-While-Write Self-Programming" on page 194.

Table 12-2 shows reset and Interrupt Vectors placement for the various combinations of BOOTRST and IVSEL settings. If the program never enables an interrupt source, the Interrupt Vectors are not used, and regular program code can be placed at these locations. This is also the case if the Reset Vector is in the Application section while the Interrupt Vectors are in the boot section or vice versa.



<sup>2.</sup> When the IVSEL bit in GICR is set, Interrupt Vectors will be moved to the start of the boot Flash section. The address of each Interrupt Vector will then be the address in this table added to the start address of the boot Flash section.



Table 12-2. Reset and Interrupt Vectors Placement

BOOTRST(1)	IVSEL	Reset Address	Interrupt Vectors Start Address
1	0	0x000	0x001
1	1	0x000	Boot Reset Address + 0x001
0	0	Boot Reset Address	0x001
0	1	Boot Reset Address	Boot Reset Address + 0x001

Note: 1. The Boot Reset Address is shown in Table 24-6 on page 204. For the BOOTRST Fuse "1" means unprogrammed while "0" means programmed.

The most typical and general program setup for the Reset and Interrupt Vector Addresses in ATmega8A is:

addressLabel	s Code		Comments
\$000	rjmp	RESET	; Reset Handler
\$001	rjmp	EXT_INTO	; IRQ0 Handler
\$002	rjmp	EXT_INT1	; IRQ1 Handler
\$003	rjmp	TIM2_COMP	; Timer2 Compare Handler
\$004	rjmp	TIM2_OVF	; Timer2 Overflow Handler
\$005	rjmp	TIM1_CAPT	; Timer1 Capture Handler
\$006	rjmp	TIM1_COMPA	; Timer1 CompareA Handler
\$007	rjmp	TIM1_COMPB	; Timer1 CompareB Handler
\$008	rjmp	TIM1_OVF	; Timer1 Overflow Handler
\$009	rjmp	TIMO_OVF	; Timer0 Overflow Handler
\$00a	rjmp	SPI_STC	; SPI Transfer Complete Handler
\$00b	rjmp	USART_RXC	; USART RX Complete Handler
\$00c	rjmp	USART_UDRE	; UDR Empty Handler
\$00d	rjmp	USART_TXC	; USART TX Complete Handler
\$00e	rjmp	ADC	; ADC Conversion Complete Handler
\$00f	rjmp	EE_RDY	; EEPROM Ready Handler
\$010	rjmp	ANA_COMP	; Analog Comparator Handler
\$011	rjmp	TWSI	; Two-wire Serial Interface Handler
\$012	rjmp	SPM_RDY	; Store Program Memory Ready Handler
7			
\$013 RESET	: ldi	r16,high	n(RAMEND); Main program start
\$014	out	SPH,r16	; Set Stack Pointer to top of RAM
\$015	ldi	r16,low(RAMEN	ND)
\$016	out	SPL,r16	
\$017	sei		; Enable interrupts
\$018	<inst< td=""><td>r&gt; xxx</td><td></td></inst<>	r> xxx	
	:.	:.	



ATmega8A [DATASHEET] 8159E-AVR-02/2013



When the BOOTRST Fuse is unprogrammed, the boot section size set to 2K bytes and the IVSEL bit in the GICR Register is set before any interrupts are enabled, the most typical and general program setup for the Reset and Interrupt Vector Addresses is:

```
AddressLabels Code
                          Comments
$000 rjmp RESET
                          ; Reset handler
$001 RESET:ldi r16, high(RAMEND); Main program start
     out SPH,r16 ; Set Stack Pointer to top of RAM
$002
         ldi r16,low(RAMEND)
$003
        out SPL, r16
5004
$005
        sei
                         ; Enable interrupts
$006
         <instr> xxx
.org $c01
$c01 rjmp EXT_INTO ; IRQ0 Handler
$c02
        rjmp EXT_INT1 ; IRQ1 Handler
      1. 1. /
: .
         rjmp SPM_RDY ; Store Program Memory Ready Handler
$c12
```

When the BOOTRST Fuse is programmed and the boot section size set to 2K bytes, the most typical and general program setup for the Reset and Interrupt Vector Addresses is:

```
AddressLabels Code
                         Comments
.org $001
$001 rjmp EXT_INTO ; IRQO Handler
$002
        rjmp EXT_INT1 ; IRQ1 Handler
: .
         1.
                         7
$012
         rjmp SPM_RDY ; Store Program Memory Ready Handler
.org $c00
        rjmp RESET ; Reset handler
$c00
$c01 RESET:ldi r16, high(RAMEND); Main program start
$c02 out SPH,r16 ; Set Stack Pointer to top of RAM
        ldi r16,low(RAMEND)
$c04
        out SPL, r16
                      ; Enable interrupts
$c05 sei
$c06
         <instr> xxx
```





When the BOOTRST Fuse is programmed, the boot section size set to 2K bytes, and the IVSEL bit in the GICR Register is set before any interrupts are enabled, the most typical and general program setup for the Reset and Interrupt Vector Addresses is:

AddressLabels C	ode	Comments
,		
.org \$c00		
\$c00 rjmp	RESET	; Reset handler
\$c01 rjmp	EXT_INTO	; IRQ0 Handler
\$c02 rjmp	EXT_INT1	; IRQ1 Handler
1. 1.	:. /	
\$c12 rjmp	SPM_RDY	; Store Program Memory Ready Handler
\$c13 RESET: 1di	r16,high	n(RAMEND); Main program start
\$c14 out	SPH,r16	; Set Stack Pointer to top of RAM
\$c15 1di	r16,low(RAM	(END)
\$c16 out	SPL, r16	
\$c17 sei		; Enable interrupts
\$c18 <inst< td=""><td>r&gt; xxx</td><td></td></inst<>	r> xxx	

### 12.1.1 Moving Interrupts Between Application and Boot Space

The General Interrupt Control Register controls the placement of the Interrupt Vector table.

## 12.2 Register Description

### 12.2.1 GICR - General Interrupt Control Register

Bit	7	6	5	4	3	2	1	0	
	INT1	INTO	-	-	-		IVSEL	IVCE	GICR
Read/Write	RAW	R/W	R	R	R	R	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

### . Bit 1 - IVSEL: Interrupt Vector Select

When the IVSEL bit is cleared (zero), the Interrupt Vectors are placed at the start of the Flash memory. When this bit is set (one), the Interrupt Vectors are moved to the beginning of the Boot Loader section of the Flash. The actual address of the start of the boot Flash section is determined by the BOOTSZ Fuses. Refer to the section "Boot Loader Support – Read-While-Write Self-Programming" on page 194 for details. To avoid unintentional changes of Interrupt Vector tables, a special write procedure must be followed to change the IVSEL bit:

- 1. Write the Interrupt Vector Change Enable (IVCE) bit to one.
- 2. Within four cycles, write the desired value to IVSEL while writing a zero to IVCE.

Interrupts will automatically be disabled while this sequence is executed. Interrupts are disabled in the cycle IVCE is set, and they remain disabled until after the instruction following the write to IVSEL. If IVSEL is not written, interrupts remain disabled for four cycles. The I-bit in the Status Register is unaffected by the automatic disabling.

Note: If Interrupt Vectors are placed in the Boot Loader section and Boot Lock bit BLB02 is programmed, interrupts are disabled while executing from the Application section. If Interrupt Vectors are placed in the Application section and Boot Lock bit BLB12 is programed, interrupts are disabled while executing from the Boot Loader section. Refer to the section "Boot Loader Support – Read-While-Write Self-Programming" on page 194 for details on Boot Lock Bits.





### • Bit 0 - IVCE: Interrupt Vector Change Enable

The IVCE bit must be written to logic one to enable change of the IVSEL bit. IVCE is cleared by hardware four cycles after it is written or when IVSEL is written. Setting the IVCE bit will disable interrupts, as explained in the IVSEL description above. See Code Example below.

```
Assembly Code Example

Move_interrupts:
    ; Enable change of Interrupt Vectors

ldi r16, (1<<IVCE)
    out GICR, r16
    ; Move interrupts to boot Flash section

ldi r16, (1<<IVSEL)
    out GICR, r16

ret

C Code Example

void Move_interrupts(void)
{
    /* Enable change of Interrupt Vectors */
    GICR = (1<<IVCE);
    /* Move interrupts to boot Flash section */
    GICR = (1<<IVSEL);
}
```



ATmega8A [DATASHEET] 8159E-AVR-02/2013




# 13. I/O Ports

### 13.1 Overview

All AVR ports have true Read-Modify-Write functionality when used as general digital I/O ports. This means that the direction of one port pin can be changed without unintentionally changing the direction of any other pin with the SBI and CBI instructions. The same applies when changing drive value (if configured as output) or enabling/disabling of pull-up resistors (if configured as input). Each output buffer has symmetrical drive characteristics with both high sink and source capability. The pin driver is strong enough to drive LED displays directly. All port pins have individually selectable pull-up resistors with a supply-voltage invariant resistance. All I/O pins have protection diodes to both  $V_{\rm CC}$  and Ground as indicated in Figure 13-1. Refer to "Electrical Characteristics – TA = -40°C to 85°C" on page 225 for a complete list of parameters.

Figure 13-1. I/O Pin Equivalent Schematic



All registers and bit references in this section are written in general form. A lower case "x" represents the numbering letter for the port, and a lower case "n" represents the bit number. However, when using the register or bit defines in a program, the precise form must be used (i.e., PORTB3 for bit 3 in Port B, here documented generally as PORTxn). The physical I/O Registers and bit locations are listed in "Register Description" on page 62.

Three I/O memory address locations are allocated for each port, one each for the Data Register – PORTx, Data Direction Register – DDRx, and the Port Input Pins – PINx. The Port Input Pins I/O location is read only, while the Data Register and the Data Direction Register are read/write. In addition, the Pull-up Disable – PUD bit in SFIOR disables the pull-up function for all pins in all ports when set.

Using the I/O port as General Digital I/O is described in "Ports as General Digital I/O" on page 50. Most port pins are multiplexed with alternate functions for the peripheral features on the device. How each alternate function interferes with the port pin is described in "Alternate Port Functions" on page 54. Refer to the individual module sections for a full description of the alternate functions.

Note that enabling the alternate function of some of the port pins does not affect the use of the other pins in the port as general digital I/O.






## 13.2 Ports as General Digital I/O

The ports are bi-directional I/O ports with optional internal pull-ups. Figure 13-2 shows a functional description of one I/O port pin, here generically called Pxn.

Figure 13-2. General Digital I/O(1)



Note: 1. WPx, WDx, RRx, RPx, and RDx are common to all pins within the same port. clk<sub>I/O</sub>, SLEEP, and PUD are common to all ports.

# 13.2.1 Configuring the Pin

Each port pin consists of 3 Register bits: DDxn, PORTxn, and PINxn. As shown in "Register Description" on page 62, the DDxn bits are accessed at the DDRx I/O address, the PORTxn bits at the PORTx I/O address, and the PINxn bits at the PINx I/O address.

The DDxn bit in the DDRx Register selects the direction of this pin. If DDxn is written logic one, Pxn is configured as an output pin. If DDxn is written logic zero, Pxn is configured as an input pin.

If PORTxn is written logic one when the pin is configured as an input pin, the pull-up resistor is activated. To switch the pull-up resistor off, PORTxn has to be written logic zero or the pin has to be configured as an output pin. The port pins are tri-stated when a reset condition becomes active, even if no clocks are running.

If PORTxn is written logic one when the pin is configured as an output pin, the port pin is driven high (one). If PORTxn is written logic zero when the pin is configured as an output pin, the port pin is driven low (zero).

When switching between tri-state ({DDxn, PORTxn} = 0b00) and output high ({DDxn, PORTxn} = 0b11), an intermediate state with either pull-up enabled ({DDxn, PORTxn} = 0b01) or output low ({DDxn, PORTxn} = 0b10) must occur. Normally, the pull-up enabled state is fully acceptable, as a high-impedant environment will not notice the



ATmega8A [DATASHEET] 8159E-AVR-02/2013



difference between a strong high driver and a pull-up. If this is not the case, the PUD bit in the SFIOR Register can be set to disable all pull-ups in all ports.

Switching between input with pull-up and output low generates the same problem. The user must use either the tristate ({DDxn, PORTxn} = 0b00) or the output high state ({DDxn, PORTxn} = 0b11) as an intermediate step.

Table 13-1 summarizes the control signals for the pin value.


Table 13-1. Port Pin Configurations

DDxn	PORTxn	PUD (in SFIOR)	1/0	Pull-up	Comment
0	0	Х	Input	No	Tri-state (Hi-Z)
0	1	0	Input	Yes	Pxn will source current if external pulled low.
0	1	1	Input	No	Tri-state (Hi-Z)
1	0	X	Output	No	Output Low (Sink)
1	1	х	Output	No	Output High (Source)

## 13.2.2 Reading the Pin Value

Independent of the setting of Data Direction bit DDxn, the port pin can be read through the PINxn Register Bit. As shown in Figure 13-2, the PINxn Register bit and the preceding latch constitute a synchronizer. This is needed to avoid metastability if the physical pin changes value near the edge of the internal clock, but it also introduces a delay. Figure 13-3 shows a timing diagram of the synchronization when reading an externally applied pin value. The maximum and minimum propagation delays are denoted  $t_{\rm pd,max}$  and  $t_{\rm pd,min}$ , respectively.

Figure 13-3. Synchronization when Reading an Externally Applied Pin Value



Consider the clock period starting shortly *after* the first falling edge of the system clock. The latch is closed when the clock is low, and goes transparent when the clock is high, as indicated by the shaded region of the "SYNC LATCH" signal. The signal value is latched when the system clock goes low. It is clocked into the PINxn Register at the succeeding positive clock edge. As indicated by the two arrows  $t_{pd,max}$  and  $t_{pd,min}$ , a single signal transition on the pin will be delayed between ½ and 1-½ system clock period depending upon the time of assertion.




ATmega8A [DATASHEET] 8159E-AVR-02/2013



When reading back a software assigned pin value, a *nop* instruction must be inserted as indicated in Figure 13-4. The *out* instruction sets the "SYNC LATCH" signal at the positive edge of the clock. In this case, the delay  $t_{pd}$  through the synchronizer is 1 system clock period.

Figure 13-4. Synchronization when Reading a Software Assigned Pin Value





ATmega8A [DATASHEET] 8159E-AVR-02/2013



The following code example shows how to set port B pins 0 and 1 high, 2 and 3 low, and define the port pins from 4 to 7 as input with pull-ups assigned to port pins 6 and 7. The resulting pin values are read back again, but as previously discussed, a *nop* instruction is included to be able to read back the value recently assigned to some of the pins.

```
Assembly Code Example(1)
    ; Define pull-ups and set outputs high
    ; Define directions for port pins
    ldi r16,(1<<PB7)|(1<<PB6)|(1<<PB1)|(1<<PB0)
    ldi r17,(1<<DDB3)|(1<<DDB2)|(1<<DDB1)|(1<<DDB0)
     out PORTB, r16
    out DDRB, r17
     ; Insert nop for synchronization
    nop
     ; Read port pins
    in r16, PINB
C Code Example(1)
   unsigned char i;
    /* Define pull-ups and set outputs high */
     /* Define directions for port pins */
    PORTB = (1<<PB7) | (1<<PB6) | (1<<PB1) | (1<<PB0);
    DDRB = (1<<DDB3) | (1<<DDB2) | (1<<DDB1) | (1<<DDB0);
     /* Insert nop for synchronization*/
    _NOP();
     /* Read port pins */
    i = PINB;
```

Note: 1. For the assembly program, two temporary registers are used to minimize the time from pull-ups are set on pins 0, 1, 6, and 7, until the direction bits are correctly set, defining bit 2 and 3 as low and redefining bits 0 and 1 as strong high drivers.

# 13.2.3 Digital Input Enable and Sleep Modes

As shown in Figure 13-2, the digital input signal can be clamped to ground at the input of the Schmitt-trigger. The signal denoted SLEEP in the figure, is set by the MCU Sleep Controller in Power-down mode, Power-save mode, and Standby mode to avoid high power consumption if some input signals are left floating, or have an analog signal level close to  $V_{\rm CC}/2$ .

SLEEP is overridden for port pins enabled as External Interrupt pins. If the External Interrupt Request is not enabled, SLEEP is active also for these pins. SLEEP is also overridden by various other alternate functions as described in "Alternate Port Functions" on page 54.

If a logic high level ("one") is present on an Asynchronous External Interrupt pin configured as "Interrupt on Rising Edge, Falling Edge, or Any Logic Change on Pin" while the external interrupt is *not* enabled, the corresponding External Interrupt Flag will be set when resuming from the above mentioned sleep modes, as the clamping in these sleep modes produces the requested logic change.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



### 13.2.4 Unconnected pins


If some pins are unused, it is recommended to ensure that these pins have a defined level. Even though most of the digital inputs are disabled in the deep sleep modes as described above, floating inputs should be avoided to reduce current consumption in all other modes where the digital inputs are enabled (Reset, Active mode and Idle mode).

The simplest method to ensure a defined level of an unused pin, is to enable the internal pull-up. In this case, the pull-up will be disabled during reset. If low power consumption during reset is important, it is recommended to use an external pull-up or pull-down. Connecting unused pins directly to  $V_{\rm CC}$  or GND is not recommended, since this may cause excessive currents if the pin is accidentally configured as an output.

## 13.3 Alternate Port Functions

Most port pins have alternate functions in addition to being general digital I/Os. Figure 13-5 shows how the port pin control signals from the simplified Figure 13-2 can be overridden by alternate functions. The overriding signals may not be present in all port pins, but the figure serves as a generic description applicable to all port pins in the AVR microcontroller family.

Figure 13-5. Alternate Port Functions(1)



Note: 1. WPx, WDx, RRx, RPx, and RDx are common to all pins within the same port. clk<sub>I/O</sub>, SLEEP, and PUD are common to all ports. All other signals are unique for each pin.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



Table 13-6 summarizes the function of the overriding signals. The pin and port indexes from Figure 13-5 are not shown in the succeeding tables. The overriding signals are generated internally in the modules having the alternate function.

Figure 13-6. Generic Description of Overriding Signals for Alternate Functions

Signal Name	Full Name	Description
PUOE	Pull-up Override Enable	If this signal is set, the pull-up enable is controlled by the PUOV signal. If this signal is cleared, the pull-up is enabled when {DDxn, PORTxn, PUD} = 0b010.
PUOV	Pull-up Override Value	If PUOE is set, the pull-up is enabled/disabled when PUOV is set/cleared, regardless of the setting of the DDxn, PORTxn, and PUD Register bits.
DDOE	Data Direction Override Enable	If this signal is set, the Output Driver Enable is controlled by the DDOV signal. If this signal is cleared, the Output driver is enabled by the DDxn Register bit.
DDOV	Data Direction Override Value	If DDOE is set, the Output Driver is enabled/disabled when DDOV is set/cleared, regardless of the setting of the DDxn Register bit.
PVOE	Port Value Override Enable	If this signal is set and the Output Driver is enabled, the port value is controlled by the PVOV signal. If PVOE is cleared, and the Output Driver is enabled, the port Value is controlled by the PORTxn Register bit.
PVOV	Port Value Override Value	If PVOE is set, the port value is set to PVOV, regardless of the setting of the PORTxn Register bit.
DIEOE	Digital Input Enable Override Enable	If this bit is set, the Digital Input Enable is controlled by the DIEOV signal. If this signal is cleared, the Digital Input Enable is determined by MCU-state (Normal mode, sleep modes).
DIEOV	Digital Input Enable Override Value	If DIEOE is set, the Digital Input is enabled/disabled when DIEOV is set/cleared, regardless of the MCU state (Normal mode, sleep modes).
DI	Digital Input	This is the Digital Input to alternate functions. In the figure, the signal is connected to the output of the schmitt trigger but before the synchronizer. Unless the Digital Input is used as a clock source, the module with the alternate function will use its own synchronizer.
AIO	Analog Input/output	This is the Analog Input/output to/from alternate functions. The signal is connected directly to the pad, and can be used bi-directionally.

The following subsections shortly describe the alternate functions for each port, and relate the overriding signals to the alternate function. Refer to the alternate function description for further details.

# 13.3.1 SFIOR - Special Function IO Register





ATmega8A [DATASHEET] 8159E-AVR-02/2013



### · Bit 2 - PUD: Pull-up Disable

When this bit is written to one, the pull-ups in the I/O ports are disabled even if the DDxn and PORTxn Registers are configured to enable the pull-ups ({DDxn, PORTxn} = 0b01). See "Configuring the Pin" on page 50 for more details about this feature.

### 13.3.2 Alternate Functions of Port B

The Port B pins with alternate functions are shown in Table 13-2.

Table 13-2. Port B Pins Alternate Functions

Port Pin	Alternate Functions	
PB7	XTAL2 (Chip Clock Oscillator pin 2) TOSC2 (Timer Oscillator pin 2)	
PB6	XTAL1 (Chip Clock Oscillator pin 1 or External clock input) TOSC1 (Timer Oscillator pin 1)	
PB5	SCK (SPI Bus Master clock Input)	
PB4	MISO (SPI Bus Master Input/Slave Output)	
PB3	MOSI (SPI Bus Master Output/Slave Input) OC2 (Timer/Counter2 Output Compare Match Output)	
PB2	SS (SPI Bus Master Slave select) OC1B (Timer/Counter1 Output Compare Match B Output)	
PB1	OC1A (Timer/Counter1 Output Compare Match A Output)	
PB0	ICP1 (Timer/Counter1 Input Capture Pin)	

The alternate pin configuration is as follows:

### . XTAL2/TOSC2 - Port B, Bit 7

XTAL2: Chip clock Oscillator pin 2. Used as clock pin for crystal Oscillator or Low-frequency crystal Oscillator. When used as a clock pin, the pin can not be used as an I/O pin.

TOSC2: Timer Oscillator pin 2. Used only if internal calibrated RC Oscillator is selected as chip clock source, and the asynchronous timer is enabled by the correct setting in ASSR. When the AS2 bit in ASSR is set (one) to enable asynchronous clocking of Timer/Counter2, pin PB7 is disconnected from the port, and becomes the inverting output of the Oscillator amplifier. In this mode, a crystal Oscillator is connected to this pin, and the pin cannot be used as an I/O pin.

If PB7 is used as a clock pin, DDB7, PORTB7 and PINB7 will all read 0.

## . XTAL1/TOSC1 - Port B, Bit 6

XTAL1: Chip clock Oscillator pin 1. Used for all chip clock sources except internal calibrated RC Oscillator. When used as a clock pin, the pin can not be used as an I/O pin.

TOSC1: Timer Oscillator pin 1. Used only if internal calibrated RC Oscillator is selected as chip clock source, and the asynchronous timer is enabled by the correct setting in ASSR. When the AS2 bit in ASSR is set (one) to enable asynchronous clocking of Timer/Counter2, pin PB6 is disconnected from the port, and becomes the input of the inverting Oscillator amplifier. In this mode, a crystal Oscillator is connected to this pin, and the pin can not be used as an I/O pin.

If PB6 is used as a clock pin, DDB6, PORTB6 and PINB6 will all read 0.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



### . SCK - Port B, Bit 5

SCK: Master Clock output, Slave Clock input pin for SPI channel. When the SPI is enabled as a Slave, this pin is configured as an input regardless of the setting of DDB5. When the SPI is enabled as a Master, the data direction of this pin is controlled by DDB5. When the pin is forced by the SPI to be an input, the pull-up can still be controlled by the PORTB5 bit.

## · MISO - Port B, Bit 4

MISO: Master Data input, Slave Data output pin for SPI channel. When the SPI is enabled as a Master, this pin is configured as an input regardless of the setting of DDB4. When the SPI is enabled as a Slave, the data direction of this pin is controlled by DDB4. When the pin is forced by the SPI to be an input, the pull-up can still be controlled by the PORTB4 bit.

## . MOSI/OC2 - Port B, Bit 3

MOSI: SPI Master Data output, Slave Data input for SPI channel. When the SPI is enabled as a Slave, this pin is configured as an input regardless of the setting of DDB3. When the SPI is enabled as a Master, the data direction of this pin is controlled by DDB3. When the pin is forced by the SPI to be an input, the pull-up can still be controlled by the PORTB3 bit.

OC2, Output Compare Match Output: The PB3 pin can serve as an external output for the Timer/Counter2 Compare Match. The PB3 pin has to be configured as an output (DDB3 set (one)) to serve this function. The OC2 pin is also the output pin for the PWM mode timer function.

## • SS/OC1B - Port B, Bit 2

SS: Slave Select input. When the SPI is enabled as a Slave, this pin is configured as an input regardless of the setting of DDB2. As a Slave, the SPI is activated when this pin is driven low. When the SPI is enabled as a Master, the data direction of this pin is controlled by DDB2. When the pin is forced by the SPI to be an input, the pull-up can still be controlled by the PORTB2 bit.

OC1B, Output Compare Match output: The PB2 pin can serve as an external output for the Timer/Counter1 Compare Match B. The PB2 pin has to be configured as an output (DDB2 set (one)) to serve this function. The OC1B pin is also the output pin for the PWM mode timer function.

## OC1A – Port B, Bit 1

OC1A, Output Compare Match output: The PB1 pin can serve as an external output for the Timer/Counter1 Compare Match A. The PB1 pin has to be configured as an output (DDB1 set (one)) to serve this function. The OC1A pin is also the output pin for the PWM mode timer function.

# ICP1 – Port B, Bit 0

ICP1 - Input Capture Pin: The PB0 pin can act as an Input Capture Pin for Timer/Counter1.

Table 13-3 and Table 13-4 relate the alternate functions of Port B to the overriding signals shown in Figure 13-5 on page 54. SPI MSTR INPUT and SPI SLAVE OUTPUT constitute the MISO signal, while MOSI is divided into SPI MSTR OUTPUT and SPI SLAVE INPUT.





Table 13-3. Overriding Signals for Alternate Functions in PB7:PB4

Signal Name	PB7/XTAL2/ TOSC2 <sup>(1)(2)</sup>	PB6/XTAL1/ TOSC1 <sup>(1)</sup>	PB5/SCK	PB4/MISO
PUOE	EXT • (INTRC + AS2)	INTRC + AS2	SPE • MSTR	SPE • MSTR
PUO	0	0	PORTB5 • PUD	PORTB4 • PUD
DDOE	EXT • (INTRC + AS2)	INTRC + AS2	SPE • MSTR	SPE • MSTR
DDOV	0	0	0	0
PVOE	0	0	SPE • MSTR	SPE • MSTR
PVOV	0	0	SCK OUTPUT	SPI SLAVE OUTPUT
DIEOE	EXT • (INTRC + AS2)	INTRC + AS2	0	0
DIEOV	0	0	0	0
DI	-	ATT.	SCK INPUT	SPI MSTR INPUT
AIO	Oscillator Output	Oscillator/Clock Input	-	-

Notes: 1. INTRC means that the internal RC Oscillator is selected (by the CKSEL Fuse).

2. EXT means that the external RC Oscillator or an external clock is selected (by the CKSEL Fuse).

Table 13-4. Overriding Signals for Alternate Functions in PB3:PB0

Signal Name	PB3/MOSI/OC2	PB2/SS/OC1B	PB1/OC1A	PB0/ICP1
PUOE	SPE • MSTR	SPE • MSTR	0	0
PUO	PORTB3 • PUD	PORTB2 • PUD	0	0
DDOE	SPE • MSTR	SPE • MSTR	0	0
DDOV	0	0	0	0
PVOE	SPE • MSTR + OC2 ENABLE	OC1B ENABLE	OC1A ENABLE	0
PVOV	SPI MSTR OUTPUT + OC2	OC1B	OC1A	0
DIEOE	0	0	0	0
DIEOV	0	0	0	0
DI	SPI SLAVE INPUT	SPI SS	_	ICP1 INPUT
AIO	-	-	-	-





### 13.3.3 Alternate Functions of Port C

The Port C pins with alternate functions are shown in Table 13-5.

Table 13-5. Port C Pins Alternate Functions

Port Pin	Alternate Function	
PC6	RESET (Reset pin)	
PC5	ADC5 (ADC Input Channel 5) SCL (Two-wire Serial Bus Clock Line)	
PC4	ADC4 (ADC Input Channel 4) SDA (Two-wire Serial Bus Data Input/Output Line)	
PC3	ADC3 (ADC Input Channel 3)	
PC2	ADC2 (ADC Input Channel 2)	
PC1	ADC1 (ADC Input Channel 1)	
PC0	ADC0 (ADC Input Channel 0)	

The alternate pin configuration is as follows:

### . RESET - Port C, Bit 6

RESET, Reset pin: When the RSTDISBL Fuse is programmed, this pin functions as a normal I/O pin, and the part will have to rely on Power-on Reset and Brown-out Reset as its reset sources. When the RSTDISBL Fuse is unprogrammed, the reset circuitry is connected to the pin, and the pin can not be used as an I/O pin.

If PC6 is used as a reset pin, DDC6, PORTC6 and PINC6 will all read 0.

### . SCL/ADC5 - Port C, Bit 5

SCL, Two-wire Serial Interface Clock: When the TWEN bit in TWCR is set (one) to enable the Two-wire Serial Interface, pin PC5 is disconnected from the port and becomes the Serial Clock I/O pin for the Two-wire Serial Interface. In this mode, there is a spike filter on the pin to suppress spikes shorter than 50 ns on the input signal, and the pin is driven by an open drain driver with slew-rate limitation.

PC5 can also be used as ADC input Channel 5. Note that ADC input channel 5 uses digital power.

## · SDA/ADC4 - Port C, Bit 4

SDA, Two-wire Serial Interface Data: When the TWEN bit in TWCR is set (one) to enable the Two-wire Serial Interface, pin PC4 is disconnected from the port and becomes the Serial Data I/O pin for the Two-wire Serial Interface. In this mode, there is a spike filter on the pin to suppress spikes shorter than 50 ns on the input signal, and the pin is driven by an open drain driver with slew-rate limitation.

PC4 can also be used as ADC input Channel 4. Note that ADC input channel 4 uses digital power.

### · ADC3 - Port C, Bit 3

PC3 can also be used as ADC input Channel 3. Note that ADC input channel 3 uses analog power.

### . ADC2 - Port C, Bit 2

PC2 can also be used as ADC input Channel 2. Note that ADC input channel 2 uses analog power.

### · ADC1 - Port C, Bit 1

PC1 can also be used as ADC input Channel 1. Note that ADC input channel 1 uses analog power.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



## . ADC0 - Port C, Bit 0

PC0 can also be used as ADC input Channel 0. Note that ADC input channel 0 uses analog power.

Table 13-6 and Table 13-7 relate the alternate functions of Port C to the overriding signals shown in Figure 13-5 on page 54.

Table 13-6. Overriding Signals for Alternate Functions in PC6:PC4

Signal Name	PC6/RESET	PC5/SCL/ADC5	PC4/SDA/ADC4
PUOE	RSTDISBL	TWEN	TWEN
PUOV	1	PORTC5 • PUD	PORTC4 • PUD
DDOE	RSTDISBL	TWEN	TWEN
DDOV	0	SCL_OUT	SDA_OUT
PVOE	0	TWEN	TWEN
PVOV	0	0	0
DIEOE	RSTDISBL	0	0
DIEOV	0	0	0
DI	14	-	
AIO	RESET INPUT	ADC5 INPUT / SCL INPUT	ADC4 INPUT / SDA INPUT

Table 13-7. Overriding Signals for Alternate Functions in PC3:PC0<sup>(1)</sup>

Signal Name	PC3/ADC3	PC2/ADC2	PC1/ADC1	PC0/ADC0
PUOE	0	0	0	0
PUOV	0	0	0	0
DDOE	0	0	0	0
DDOV	0	0	0	0
PVOE	0	0	0	0
PVOV	0	0	0	0
DIEOE	0	0	0	0
DIEOV	0	0	0	0
DI	-	-	<u>_</u>	_
AIO	ADC3 INPUT	ADC2 INPUT	ADC1 INPUT	ADC0 INPUT

1. When enabled, the Two-wire Serial Interface enables slew-rate controls on the output pins PC4 and PC5. This is Note: not shown in the figure. In addition, spike filters are connected between the AIO outputs shown in the port figure and the digital logic of the TWI module.





### 13.3.4 Alternate Functions of Port D

The Port D pins with alternate functions are shown in Table 13-8.

Table 13-8. Port D Pins Alternate Functions

Port Pin	Alternate Function	
PD7	AIN1 (Analog Comparator Negative Input)	
PD6	AIN0 (Analog Comparator Positive Input)	
PD5	T1 (Timer/Counter 1 External Counter Input)	
PD4	XCK (USART External Clock Input/Output) T0 (Timer/Counter 0 External Counter Input)	
PD3	INT1 (External Interrupt 1 Input)	
PD2	INT0 (External Interrupt 0 Input)	
PD1	TXD (USART Output Pin)	
PD0	RXD (USART Input Pin)	

The alternate pin configuration is as follows:

## · AIN1 - Port D, Bit 7

AIN1, Analog Comparator Negative Input. Configure the port pin as input with the internal pull-up switched off to avoid the digital port function from interfering with the function of the Analog Comparator.

#### . AINO - Port D, Bit 6

AINO, Analog Comparator Positive Input. Configure the port pin as input with the internal pull-up switched off to avoid the digital port function from interfering with the function of the Analog Comparator.

### • T1 - Port D, Bit 5

T1, Timer/Counter1 counter source.

## · XCK/T0 - Port D, Bit 4

XCK, USART external clock.

T0, Timer/Counter0 counter source.

# • INT1 - Port D, Bit 3

INT1, External Interrupt source 1: The PD3 pin can serve as an external interrupt source.

## • INT0 - Port D, Bit 2

INT0, External Interrupt source 0: The PD2 pin can serve as an external interrupt source.

# • TXD - Port D, Bit 1

TXD, Transmit Data (Data output pin for the USART). When the USART Transmitter is enabled, this pin is configured as an output regardless of the value of DDD1.

# • RXD - Port D, Bit 0

RXD, Receive Data (Data input pin for the USART). When the USART Receiver is enabled this pin is configured as an input regardless of the value of DDD0. When the USART forces this pin to be an input, the pull-up can still be controlled by the PORTD0 bit.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



Table 13-9 and Table 13-10 relate the alternate functions of Port D to the overriding signals shown in Figure 13-5 on page 54.

Table 13-9. Overriding Signals for Alternate Functions PD7:PD4

Signal Name	PD7/AIN1	PD6/AIN0	PD5/T1	PD4/XCK/T0
PUOE	0	0	0	0
PUO	0	0	0	0
OOE	0	0	0	0
00	0	0	0	0
PVOE	0	0	0	UMSEL
PVO	0	0	0	XCK OUTPUT
DIEOE	0	0	0	0
DIEO	0	0	0	0
DI	-	( <del></del>	T1 INPUT	XCK INPUT / TO INPUT
AIO	AIN1 INPUT	AIN0 INPUT		, <del>-</del> ,

Table 13-10. Overriding Signals for Alternate Functions in PD3:PD0

Signal Name	PD3/INT1	PD2/INT0	PD1/TXD	PD0/RXD
PUOE	0	0	TXEN	RXEN
PUO	0	0	0	PORTD0 • PUD
OOE	0	0	TXEN	RXEN
00	0	0	1	0
PVOE	0	0	TXEN	0
PVO	0	0	TXD	0
DIEOE	INT1 ENABLE	INTO ENABLE	0	0
DIEO	1	1	0	0
DI	INT1 INPUT	INTO INPUT	-	RXD
AIO	_	_	<u> </u>	_

# 13.4 Register Description

# 13.4.1 PORTB - The Port B Data Register

Bit	7	6	5	4	3	2	1	0	
	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	PORTB
Read/Write	R/W								
Initial Value	0	0	0	0	0	0	0	0	

# 13.4.2 DDRB - The Port B Data Direction Register

Bit	7	6	5	4	3	2	1	0	
	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	DDRB
Read/Write	R/W	R/W	R/W	RAW	R/W	RW	R/W	RAW	•
Initial Value	0	0	0	0	0	0	0	0	



ATmega8A [DATASHEET] 8159E-AVR-02/2013



# 13.4.3 PINB - The Port B Input Pins Address

Bit	7	6	5	4	3	2	1	0	
	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	PINB
Read/Write	R	R	R	R	R	R	R	R	
Initial Value	N/A								

# 13.4.4 PORTC - The Port C Data Register

Bit	7	6	5	4	3	2	1	0	
		PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	PORTC
Read/Write	R	RW	RW	RAW	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

# 13.4.5 DDRC - The Port C Data Direction Register

Bit	7	6	5	4	3	2	1	0	
	(7)	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	DDRC
Read/Write	R	R/W	RW	RW	R/W	R/W	R/W	R/W	•
Initial Value	0	0	0	0	0	0	0	0	

# 13.4.6 PINC - The Port C Input Pins Address

Bit	7	6	5	4	3	2	1	0	
	-	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	PINC
Read/Write	R	R	R	R	R	R	R	R	
Initial Value	0	N/A							

## 13.4.7 PORTD - The Port D Data Register

Bit	7	6	5	4	3	2	1	0	
	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	PORTD
Read/Write	R/W	RAW	R/W	R/W	R/W	RAW	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

# 13.4.8 DDRD - The Port D Data Direction Register

Bit	7	6	5	4	3	2	1	0	
9.000	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	DDRD
Read/Write	R/W	R/W	RW	RM	RW	RM	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

## 13.4.9 PIND - The Port D Input Pins Address

Bit	7	6	5	4	3	2	1	0	
	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	PIND
Read/Write	R	R	R	R	R	R	R	R	
Initial Value	N/A								





# 14. External Interrupts

The external interrupts are triggered by the INTO, and INT1 pins. Observe that, if enabled, the interrupts will trigger even if the INT0:1 pins are configured as outputs. This feature provides a way of generating a software interrupt. The external interrupts can be triggered by a falling or rising edge or a low level. This is set up as indicated in the specification for the MCU Control Register – MCUCR. When the external interrupt is enabled and is configured as level triggered, the interrupt will trigger as long as the pin is held low. Note that recognition of falling or rising edge interrupts on INT0 and INT1 requires the presence of an I/O clock, described in "Clock Systems and their Distribution" on page 24. Low level interrupts on INT0/INT1 are detected asynchronously. This implies that these interrupts can be used for waking the part also from sleep modes other than Idle mode. The I/O clock is halted in all sleep modes except Idle mode.

Note that if a level triggered interrupt is used for wake-up from Power-down mode, the changed level must be held for some time to wake up the MCU. This makes the MCU less sensitive to noise. The changed level is sampled twice by the Watchdog Oscillator clock. The period of the Watchdog Oscillator is 1 µs (nominal) at 5.0V and 25°C. The frequency of the Watchdog Oscillator is voltage dependent as shown in "Electrical Characteristics – TA = -40°C to 85°C" on page 225. The MCU will wake up if the input has the required level during this sampling or if it is held until the end of the start-up time. The start-up time is defined by the SUT Fuses as described in "System Clock and Clock Options" on page 24. If the level is sampled twice by the Watchdog Oscillator clock but disappears before the end of the start-up time, the MCU will still wake up, but no interrupt will be generated. The required level must be held long enough for the MCU to complete the wake up to trigger the level interrupt.

### 14.1 Register Description

### 14.1.1 MCUCR - MCU Control Register

The MCU Control Register contains control bits for interrupt sense control and general MCU functions.

Bit	7	6	5	4	3	2	1	0	
	SE	SM2	SM1	SM0	ISC11	ISC10	ISC01	ISC00	MCUCR
Read/Write	R/W	RAW	R/W	R/W	R/W	RW	R/W	R/W	di .
Initial Value	0	0	0	0	0	0	0	0	

### . Bit 3, 2 - ISC11, ISC10: Interrupt Sense Control 1 Bit 1 and Bit 0

The External Interrupt 1 is activated by the external pin INT1 if the SREG I-bit and the corresponding interrupt mask in the GICR are set. The level and edges on the external INT1 pin that activate the interrupt are defined in Table 14-1. The value on the INT1 pin is sampled before detecting edges. If edge or toggle interrupt is selected, pulses that last longer than one clock period will generate an interrupt. Shorter pulses are not guaranteed to generate an interrupt. If low level interrupt is selected, the low level must be held until the completion of the currently executing instruction to generate an interrupt.

Table 14-1. Interrupt 1 Sense Control

ISC11	ISC10	Description	
0	0	The low level of INT1 generates an interrupt request.	
0	1	Any logical change on INT1 generates an interrupt request.	
1	0	The falling edge of INT1 generates an interrupt request.	
1	1	The rising edge of INT1 generates an interrupt request.	

## . Bit 1, 0 - ISC01, ISC00: Interrupt Sense Control 0 Bit 1 and Bit 0

The External Interrupt 0 is activated by the external pin INT0 if the SREG I-flag and the corresponding interrupt mask are set. The level and edges on the external INT0 pin that activate the interrupt are defined in Table 14-2. The value on the INT0 pin is sampled before detecting edges. If edge or toggle interrupt is selected, pulses that last





longer than one clock period will generate an interrupt. Shorter pulses are not guaranteed to generate an interrupt. If low level interrupt is selected, the low level must be held until the completion of the currently executing instruction to generate an interrupt.

Table 14-2. Interrupt 0 Sense Control

ISC01	ISC00	Description	
0	0	The low level of INT0 generates an interrupt request.	
0	1	Any logical change on INTO generates an interrupt request.	
1	0	The falling edge of INT0 generates an interrupt request.	
1	1	The rising edge of INT0 generates an interrupt request.	

### 14.1.2 GICR - General Interrupt Control Register

Bit	7	6	5	4	3	2	1	0	
	INT1	INT0	-	-	-	-	IVSEL	IVCE	GICR
Read/Write	RAW	R/W	R	R	R	R	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

### . Bit 7 - INT1: External Interrupt Request 1 Enable

When the INT1 bit is set (one) and the I-bit in the Status Register (SREG) is set (one), the external pin interrupt is enabled. The Interrupt Sense Control1 bits 1/0 (ISC11 and ISC10) in the MCU general Control Register (MCUCR) define whether the external interrupt is activated on rising and/or falling edge of the INT1 pin or level sensed. Activity on the pin will cause an interrupt request even if INT1 is configured as an output. The corresponding interrupt of External Interrupt Request 1 is executed from the INT1 Interrupt Vector.

#### . Bit 6 - INTO: External Interrupt Request 0 Enable

When the INTO bit is set (one) and the I-bit in the Status Register (SREG) is set (one), the external pin interrupt is enabled. The Interrupt Sense Controlo bits 1/0 (ISC01 and ISC00) in the MCU general Control Register (MCUCR) define whether the external interrupt is activated on rising and/or falling edge of the INTO pin or level sensed. Activity on the pin will cause an interrupt request even if INTO is configured as an output. The corresponding interrupt of External Interrupt Request 0 is executed from the INTO Interrupt Vector.

### 14.1.3 GIFR - General Interrupt Flag Register



## Bit 7 – INTF1: External Interrupt Flag 1

When an event on the INT1 pin triggers an interrupt request, INTF1 becomes set (one). If the I-bit in SREG and the INT1 bit in GICR are set (one), the MCU will jump to the corresponding Interrupt Vector. The flag is cleared when the interrupt routine is executed. Alternatively, the flag can be cleared by writing a logical one to it. This flag is always cleared when INT1 is configured as a level interrupt.

## • Bit 6 - INTF0: External Interrupt Flag 0

When an event on the INT0 pin triggers an interrupt request, INTF0 becomes set (one). If the I-bit in SREG and the INT0 bit in GICR are set (one), the MCU will jump to the corresponding Interrupt Vector. The flag is cleared when the interrupt routine is executed. Alternatively, the flag can be cleared by writing a logical one to it. This flag is always cleared when INT0 is configured as a level interrupt.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



# 15. 8-bit Timer/Counter0


# 15.1 Features

- Single Channel Counter
- Frequency Generator
- . External Event Counter
- 10-bit Clock Prescaler

# 15.2 Overview

Timer/Counter0 is a general purpose, single channel, 8-bit Timer/Counter module. A simplified block diagram of the 8-bit Timer/Counter is shown in Figure 15-1. For the actual placement of I/O pins, refer to "Pin Configurations" on page 2. CPU accessible I/O Registers, including I/O bits and I/O pins, are shown in bold. The device-specific I/O Register and bit locations are listed in the "Register Description" on page 69.

Figure 15-1. 8-bit Timer/Counter Block Diagram



# 15.2.1 Registers

The Timer/Counter (TCNT0) is an 8-bit register. Interrupt request (abbreviated to Int. Req. in the figure) signals are all visible in the Timer Interrupt Flag Register (TIFR). All interrupts are individually masked with the Timer Interrupt Mask Register (TIMSK), TIFR and TIMSK are not shown in the figure since these registers are shared by other timer units.

The Timer/Counter can be clocked internally or via the prescaler, or by an external clock source on the T0 pin. The Clock Select logic block controls which clock source and edge the Timer/Counter uses to increment its value. The Timer/Counter is inactive when no clock source is selected. The output from the clock select logic is referred to as the timer clock ( $clk_{T0}$ ).

## 15.2.2 Definitions

Many register and bit references in this document are written in general form. A lower case "n" replaces the Timer/Counter number, in this case 0. However, when using the register or bit defines in a program, the precise form must be used i.e. TCNT0 for accessing Timer/Counter0 counter value and so on.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



The definitions in Table 15-1 are also used extensively throughout this datasheet.

Table 15-1. Definitions

воттом	The counter reaches the BOTTOM when it becomes 0x00	
MAX	The counter reaches its MAXimum when it becomes 0xFF (decimal 255)	


## 15.3 Timer/Counter Clock Sources

The Timer/Counter can be clocked by an internal or an external clock source. The clock source is selected by the clock select logic which is controlled by the clock select (CS02:0) bits located in the Timer/Counter Control Register (TCCR0). For details on clock sources and prescaler, see "Timer/Counter0 and Timer/Counter1 Prescalers" on page 71.

## 15.4 Counter Unit

The main part of the 8-bit Timer/Counter is the programmable counter unit. Figure 15-2 shows a block diagram of the counter and its surroundings.

Figure 15-2. Counter Unit Block Diagram



Signal description (internal signals):

 count
 Increment TCNT0 by 1.

 clk<sub>Tn</sub>
 Timer/Counter clock, referred to as clk<sub>To</sub> in the following.

 max
 Signalize that TCNT0 has reached maximum value.

The counter is incremented at each timer clock ( $clk_{T0}$ ).  $clk_{T0}$  can be generated from an external or internal clock source, selected by the clock select bits (CS02:0). When no clock source is selected (CS02:0 = 0) the timer is stopped. However, the TCNT0 value can be accessed by the CPU, regardless of whether  $clk_{T0}$  is present or not. A CPU write overrides (has priority over) all counter clear or count operations.

# 15.5 Operation

The counting direction is always up (incrementing), and no counter clear is performed. The counter simply overruns when it passes its maximum 8-bit value (MAX = 0xFF) and then restarts from the bottom (0x00). In normal operation the Timer/Counter Overflow Flag (TOV0) will be set in the same timer clock cycle as the TCNT0 becomes zero. The TOV0 Flag in this case behaves like a ninth bit, except that it is only set, not cleared. However, combined with the timer overflow interrupt that automatically clears the TOV0 Flag, the timer resolution can be increased by software. A new counter value can be written anytime.





# 15.6 Timer/Counter Timing Diagrams

The Timer/Counter is a synchronous design and the timer clock ( $clk_{T0}$ ) is therefore shown as a clock enable signal in the following figures. The figures include information on when Interrupt Flags are set. Figure 15-3 contains timing data for basic Timer/Counter operation. The figure shows the count sequence close to the MAX value.

Figure 15-3. Timer/Counter Timing Diagram, No Prescaling





Figure 15-4 shows the same timing data, but with the prescaler enabled.

Figure 15-4. Timer/Counter Timing Diagram, with Prescaler ( $f_{clk\_I/O}/8$ )







# 15.7 Register Description

# 15.7.1 TCCR0 - Timer/Counter Control Register

Bit	7	6	5	4	3	2	1	0	
1		-	-	-	-	CS02	CS01	CS00	TCCR0
Read/Write	R	R	R	R	R	RW	R/W	RW	
Initial Value	0	0	0	0	0	0	0	0	

### Bit 2:0 - CS02:0: Clock Select


The three clock select bits select the clock source to be used by the Timer/Counter.

Table 15-2. Clock Select Bit Description

CS02	CS01	CS00	Description
0	0	0	No clock source (Timer/Counter stopped).
0	0	1	clk <sub>I/O</sub> /(No prescaling)
0	1	0	clk <sub>I/O</sub> /8 (From prescaler)
0	1	1	clk <sub>I/O</sub> /64 (From prescaler)
1	0	0	clk <sub>I/O</sub> /256 (From prescaler)
1	0	1	clk <sub>I/O</sub> /1024 (From prescaler)
1	1	0	External clock source on T0 pin. Clock on falling edge.
1	1	1	External clock source on T0 pin. Clock on rising edge.

If external pin modes are used for the Timer/Counter0, transitions on the T0 pin will clock the counter even if the pin is configured as an output. This feature allows software control of the counting.

# 15.7.2 TCNT0 - Timer/Counter Register



The Timer/Counter Register gives direct access, both for read and write operations, to the Timer/Counter unit 8-bit counter.

# 15.7.3 TIMSK - Timer/Counter Interrupt Mask Register

Bit	7	6	5	4	3	2	1	0	
	OCIE2	TOIE2	TICIE1	OCIE1A	OCIE1B	TOIE1	-	TOIE0	TIMSK
Read/Write	RW	R/W	R/W	R/W	R/W	RW	R/W	RW	
Initial Value	0	0	0	0	0	0	0	0	

# • Bit 0 - TOIE0: Timer/Counter0 Overflow Interrupt Enable

When the TOIE0 bit is written to one, and the I-bit in the Status Register is set (one), the Timer/Counter0 Overflow interrupt is enabled. The corresponding interrupt is executed if an overflow in Timer/Counter0 occurs, i.e., when the TOV0 bit is set in the Timer/Counter Interrupt Flag Register – TIFR.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



# 15.7.4 TIFR - Timer/Counter Interrupt Flag Register

Bit	7	6	5	4	3	2	1	0	
	OCF2	TOV2	ICF1	OCF1A	OCF1B	TOV1	-	TOV0	TIFR
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

## • Bit 0 - TOV0: Timer/Counter0 Overflow Flag

The bit TOV0 is set (one) when an overflow occurs in Timer/Counter0. TOV0 is cleared by hardware when executing the corresponding interrupt Handling Vector. Alternatively, TOV0 is cleared by writing a logic one to the flag. When the SREG I-bit, TOIE0 (Timer/Counter0 Overflow Interrupt Enable), and TOV0 are set (one), the Timer/Counter0 Overflow interrupt is executed.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



### 16. Timer/Counter0 and Timer/Counter1 Prescalers

### 16.1 Overview

Timer/Counter1 and Timer/Counter0 share the same prescaler module, but the Timer/Counters can have different prescaler settings. The description below applies to both Timer/Counter1 and Timer/Counter0.

## 16.2 Internal Clock Source

The Timer/Counter can be clocked directly by the system clock (by setting the CSn2:0 = 1). This provides the fastest operation, with a maximum Timer/Counter clock frequency equal to system clock frequency ( $f_{CLK\_I/O}$ ). Alternatively, one of four taps from the prescaler can be used as a clock source. The prescaled clock has a frequency of either  $f_{CLK\_I/O}/8$ ,  $f_{CLK\_I/O}/64$ ,  $f_{CLK\_I/O}/256$ , or  $f_{CLK\_I/O}/1024$ .

## 16.3 Prescaler Reset

The prescaler is free running (i.e., operates independently of the clock select logic of the Timer/Counter) and it is shared by Timer/Counter1 and Timer/Counter0. Since the prescaler is not affected by the Timer/Counter's clock select, the state of the prescaler will have implications for situations where a prescaled clock is used. One example of prescaling artifacts occurs when the timer is enabled and clocked by the prescaler (6 > CSn2:0 > 1). The number of system clock cycles from when the timer is enabled to the first count occurs can be from 1 to N+1 system clock cycles, where N equals the prescaler divisor (8, 64, 256, or 1024).


It is possible to use the prescaler reset for synchronizing the Timer/Counter to program execution. However, care must be taken if the other Timer/Counter that shares the same prescaler also uses prescaling. A prescaler reset will affect the prescaler period for all Timer/Counters it is connected to.

# 16.4 External Clock Source

An external clock source applied to the T1/T0 pin can be used as Timer/Counter clock ( $clk_{T1}/clk_{T0}$ ). The T1/T0 pin is sampled once every system clock cycle by the pin synchronization logic. The synchronized (sampled) signal is then passed through the edge detector. Figure 16-1 shows a functional equivalent block diagram of the T1/T0 synchronization and edge detector logic. The registers are clocked at the positive edge of the internal system clock ( $clk_{10}$ ). The latch is transparent in the high period of the internal system clock.

The edge detector generates one  $clk_{T1}/clk_{T0}$  pulse for each positive (CSn2:0 = 7) or negative (CSn2:0 = 6) edge it detects.

Figure 16-1. T1/T0 Pin Sampling



The synchronization and edge detector logic introduces a delay of 2.5 to 3.5 system clock cycles from an edge has been applied to the T1/T0 pin to the counter is updated.






Enabling and disabling of the clock input must be done when T1/T0 has been stable for at least one system clock cycle, otherwise it is a risk that a false Timer/Counter clock pulse is generated.

Each half period of the external clock applied must be longer than one system clock cycle to ensure correct sampling. The external clock must be guaranteed to have less than half the system clock frequency ( $f_{\text{ExtCik}} < f_{\text{clk},1/0}/2$ ) given a 50/50% duty cycle. Since the edge detector uses sampling, the maximum frequency of an external clock it can detect is half the sampling frequency (Nyquist sampling theorem). However, due to variation of the system clock frequency and duty cycle caused by Oscillator source (crystal, resonator, and capacitors) tolerances, it is recommended that maximum frequency of an external clock source is less than  $f_{\text{clk},1/0}/2.5$ .

An external clock source can not be prescaled.

Figure 16-2. Prescaler for Timer/Counter0 and Timer/Counter1(1)



Note: 1. The synchronization logic on the input pins (T1/T0) is shown in Figure 16-1.

## 16.5 Register Description

# 16.5.1 SFIOR - Special Function IO Register

Bit	7	6	5	4	3	2	1	0	
	-	_ =	-	-	ACME	PUD	PSR2	PSR10	SFIOR
Read/Write	R	R	R	R	R/W	RW	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

## • Bit 0 - PSR10: Prescaler Reset Timer/Counter1 and Timer/Counter0

When this bit is written to one, the Timer/Counter1 and Timer/Counter0 prescaler will be reset. The bit will be cleared by hardware after the operation is performed. Writing a zero to this bit will have no effect. Note that Timer/Counter1 and Timer/Counter0 share the same prescaler and a reset of this prescaler will affect both timers. This bit will always be read as zero.





# 17. 16-bit Timer/Counter1

## 17.1 Features

- True 16-bit Design (i.e., allows 16-bit PWM)
- Two Independent Output Compare Units
- Double Buffered Output Compare Registers
- One Input Capture Unit
   Input Capture Noise Canceler
- Clear Timer on Compare Match (Auto Reload)
   Glitch-free, Phase Correct Pulse Width Modulator (PWM)
- Variable PWM Period
- Frequency Generator
- . External Event Counter
- Four Independent Interrupt Sources (TOV1, OCF1A, OCF1B, and ICF1)

### 17.2 Overview

The 16-bit Timer/Counter unit allows accurate program execution timing (event management), wave generation, and signal timing measurement. Most register and bit references in this section are written in general form. A lower case "n" replaces the Timer/Counter number, and a lower case "x" replaces the Output Compare unit channel. However, when using the register or bit defines in a program, the precise form must be used i.e., TCNT1 for accessing Timer/Counter1 counter value and so on.

A simplified block diagram of the 16-bit Timer/Counter is shown in Figure 17-1. For the actual placement of I/O pins, refer to "Pin Configurations" on page 2. CPU accessible I/O Registers, including I/O bits and I/O pins, are shown in bold. The device-specific I/O Register and bit locations are listed in the "Register Description" on page 92.



ATmega8A [DATASHEET] 8159E-AVR-02/2013




Figure 17-1. 16-bit Timer/Counter Block Diagram(1)

Note: 1. Refer to "Pin Configurations" on page 2, Table 13-2 on page 56, and Table 13-8 on page 61 for Timer/Counter1 pin placement and description.

# 17.2.1 Registers

The Timer/Counter (TCNT1), Output Compare Registers (OCR1A/B), and Input Capture Register (ICR1) are all 16-bit registers. Special procedures must be followed when accessing the 16-bit registers. These procedures are described in the section "Accessing 16-bit Registers" on page 75. The Timer/Counter Control Registers (TCCR1A/B) are 8-bit registers and have no CPU access restrictions. Interrupt requests (abbreviated to Int.Req. in the figure) signals are all visible in the Timer Interrupt Flag Register (TIFR). All interrupts are individually masked with the Timer Interrupt Mask Register (TIMSK). TIFR and TIMSK are not shown in the figure since these registers are shared by other timer units.

The Timer/Counter can be clocked internally, via the prescaler, or by an external clock source on the T1 pin. The Clock Select logic block controls which clock source and edge the Timer/Counter uses to increment (or decrement) its value. The Timer/Counter is inactive when no clock source is selected. The output from the clock select logic is referred to as the timer clock ( $clk_{Ti}$ ).

The double buffered Output Compare Registers (OCR1A/B) are compared with the Timer/Counter value at all time. The result of the compare can be used by the waveform generator to generate a PWM or variable frequency output on the Output Compare Pin (OC1A/B). See "Output Compare Units" on page 81. The Compare Match event will also set the Compare Match Flag (OCF1A/B) which can be used to generate an Output Compare interrupt request.





The Input Capture Register can capture the Timer/Counter value at a given external (edge triggered) event on either the Input Capture Pin (ICP1) or on the Analog Comparator pins (see "Analog Comparator" on page 179). The Input Capture unit includes a digital filtering unit (Noise Canceler) for reducing the chance of capturing noise spikes.

The TOP value, or maximum Timer/Counter value, can in some modes of operation be defined by either the OCR1A Register, the ICR1 Register, or by a set of fixed values. When using OCR1A as TOP value in a PWM mode, the OCR1A Register can not be used for generating a PWM output. However, the TOP value will in this case be double buffered allowing the TOP value to be changed in run time. If a fixed TOP value is required, the ICR1 Register can be used as an alternative, freeing the OCR1A to be used as PWM output.

### 17.2.2 Definitions

The following definitions are used extensively throughout the document:

Table 17-1. Definitions

воттом	The counter reaches the BOTTOM when it becomes 0x0000.
MAX	The counter reaches its MAXimum when it becomes 0xFFFF (decimal 65535).
TOP	The counter reaches the <i>TOP</i> when it becomes equal to the highest value in the count sequence. The TOP value can be assigned to be one of the fixed values: 0x00FF, 0x01FF, or 0x03FF, or to the value stored in the OCR1A or ICR1 Register. The assignment is dependent of the mode of operation.

### 17.2.3 Compatibility

The 16-bit Timer/Counter has been updated and improved from previous versions of the 16-bit AVR Timer/Counter. This 16-bit Timer/Counter is fully compatible with the earlier version regarding:

- · All 16-bit Timer/Counter related I/O Register address locations, including Timer Interrupt Registers.
- · Bit locations inside all 16-bit Timer/Counter Registers, including Timer Interrupt Registers.
- · Interrupt Vectors.
- The following control bits have changed name, but have same functionality and register location:
- PWM10 is changed to WGM10.
- PWM11 is changed to WGM11.
- · CTC1 is changed to WGM12.

The following bits are added to the 16-bit Timer/Counter Control Registers:

- FOC1A and FOC1B are added to TCCR1A.
- · WGM13 is added to TCCR1B.

The 16-bit Timer/Counter has improvements that will affect the compatibility in some special cases.

# 17.3 Accessing 16-bit Registers

The TCNT1, OCR1A/B, and ICR1 are 16-bit registers that can be accessed by the AVR CPU via the 8-bit data bus. The 16-bit register must be byte accessed using two read or write operations. The 16-bit timer has a single 8-bit register for temporary storing of the High byte of the 16-bit access. The same temporary register is shared between all 16-bit registers within the 16-bit timer. Accessing the Low byte triggers the 16-bit read or write operation. When the Low byte of a 16-bit register is written by the CPU, the High byte stored in the temporary register, and the Low byte written are both copied into the 16-bit register in the same clock cycle. When the Low byte of a 16-bit register is read by the CPU, the High byte of the 16-bit register is copied into the temporary register in the same clock cycle as the Low byte is read.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



Not all 16-bit accesses uses the temporary register for the High byte. Reading the OCR1A/B 16-bit registers does not involve using the temporary register.

To do a 16-bit write, the High byte must be written before the Low byte. For a 16-bit read, the Low byte must be read before the High byte.

The following code examples show how to access the 16-bit Timer Registers assuming that no interrupts updates the temporary register. The same principle can be used directly for accessing the OCR1A/B and ICR1 Registers. Note that when using "C", the compiler handles the 16-bit access.

```
Assembly Code Example(1)
     ; Set TCNT1 to 0x01FF
    ldi r17,0x01
    1di r16.0xFF
    out TCNT1H, r17
    out TCNT1L, r16
    ; Read TCNT1 into r17:r16
    in r16,TCNT1L
    in r17,TCNT1H
C Code Example(1)
     unsigned int i;
     /* Set TCNT1 to 0x01FF */
    TCNT1 = 0x1FF;
     /* Read TCNT1 into i */
     i = TCNT1;
     : .
```

Note: 1. See "About Code Examples" on page 6.

The assembly code example returns the TCNT1 value in the r17:r16 Register pair.

It is important to notice that accessing 16-bit registers are atomic operations. If an interrupt occurs between the two instructions accessing the 16-bit register, and the interrupt code updates the temporary register by accessing the same or any other of the 16-bit Timer Registers, then the result of the access outside the interrupt will be corrupted. Therefore, when both the main code and the interrupt code update the temporary register, the main code must disable the interrupts during the 16-bit access.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



The following code examples show how to do an atomic read of the TCNT1 Register contents. Reading any of the OCR1A/B or ICR1 Registers can be done by using the same principle.

```
Assembly Code Example(1)
   TIM16_ReadTCNT1:
    ; Save Global Interrupt Flag
    in r18, SREG
    ; Disable interrupts
    ; Read TCNT1 into r17:r16
    in r16,TCNT1L
    in r17,TCNT1H
    ; Restore Global Interrupt Flag
    out SREG, r18
    ret
C Code Example(1)
   unsigned int TIM16_ReadTCNT1( void )
    unsigned char sreg;
    unsigned int i;
    /* Save Global Interrupt Flag */
    sreg = SREG;
    /* Disable interrupts */
    _CLI();
    /* Read TCNT1 into i */
    i = TCNT1;
    /* Restore Global Interrupt Flag */
    SREG = sreg;
    return i;
   }
```

Note: 1. See "About Code Examples" on page 6.

The assembly code example returns the TCNT1 value in the r17:r16 Register pair.





The following code examples show how to do an atomic write of the TCNT1 Register contents. Writing any of the OCR1A/B or ICR1 Registers can be done by using the same principle.

```
Assembly Code Example(1)
   TIM16_WriteTCNT1:
     ; Save Global Interrupt Flag
    in r18, SREG
     ; Disable interrupts
     ; Set TCNT1 to r17:r16
     out TCNT1H, r17
     out TCNT1L, r16
     ; Restore Global Interrupt Flag
    out SREG . r18
    ret
C Code Example(1)
   void TIM16_WriteTCNT1( unsigned int i )
    unsigned char sreq;
    unsigned int i:
     /* Save Global Interrupt Flag */
    sreg = SREG;
     /* Disable interrupts */
    _CLI();
     /* Set TCNT1 to i */
    TCNT1 = i;
     /* Restore Global Interrupt Flag */
     SREG = sreg;
```

Note: 1. See "About Code Examples" on page 6.

The assembly code example requires that the r17:r16 Register pair contains the value to be written to TCNT1.

## 17.3.1 Reusing the Temporary High Byte Register

If writing to more than one 16-bit register where the High byte is the same for all registers written, then the High byte only needs to be written once. However, note that the same rule of atomic operation described previously also applies in this case.

# 17.4 Timer/Counter Clock Sources

The Timer/Counter can be clocked by an internal or an external clock source. The clock source is selected by the clock select logic which is controlled by the *clock select* (CS12:0) bits located in the *Timer/Counter Control Register B* (TCCR1B). For details on clock sources and prescaler, see "Timer/Counter0 and Timer/Counter1 Prescalers" on page 71.

# 17.5 Counter Unit


The main part of the 16-bit Timer/Counter is the programmable 16-bit bi-directional counter unit. Figure 17-2 shows a block diagram of the counter and its surroundings.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



Figure 17-2. Counter Unit Block Diagram



Signal description (internal signals):

count Increment or decrement TCNT1 by 1.

direction Select between increment and decrement.

clear TCNT1 (set all bits to zero).

clk<sub>T1</sub> Timer/Counter clock.

TOP Signalize that TCNT1 has reached maximum value.

BOTTOM Signalize that TCNT1 has reached minimum value (zero).

The 16-bit counter is mapped into two 8-bit I/O memory locations: counter high (TCNT1H) containing the upper eight bits of the counter, and Counter Low (TCNT1L) containing the lower eight bits. The TCNT1H Register can only be indirectly accessed by the CPU. When the CPU does an access to the TCNT1H I/O location, the CPU accesses the High byte temporary register (TEMP). The temporary register is updated with the TCNT1H value when the TCNT1L is read, and TCNT1H is updated with the temporary register value when TCNT1L is written. This allows the CPU to read or write the entire 16-bit counter value within one clock cycle via the 8-bit data bus. It is important to notice that there are special cases of writing to the TCNT1 Register when the counter is counting that will give unpredictable results. The special cases are described in the sections where they are of importance.

Depending on the mode of operation used, the counter is cleared, incremented, or decremented at each *timer clock* ( $clk_{T_1}$ ). The  $clk_{T_1}$  can be generated from an external or internal clock source, selected by the *clock select* bits (CS12:0). When no clock source is selected (CS12:0 = 0) the timer is stopped. However, the TCNT1 value can be accessed by the CPU, independent of whether  $clk_{T_1}$  is present or not. A CPU write overrides (has priority over) all counter clear or count operations.

The counting sequence is determined by the setting of the *Waveform Generation mode* bits (WGM13:0) located in the *Timer/Counter Control Registers* A and B (TCCR1A and TCCR1B). There are close connections between how the counter behaves (counts) and how waveforms are generated on the Output Compare Outputs OC1x. For more details about advanced counting sequences and waveform generation, see "Modes of Operation" on page 84.

The *Timer/Counter Overflow* (TOV1) fLag is set according to the mode of operation selected by the WGM13:0 bits. TOV1 can be used for generating a CPU interrupt.

## 17.6 Input Capture Unit

The Timer/Counter incorporates an Input Capture unit that can capture external events and give them a timestamp indicating time of occurrence. The external signal indicating an event, or multiple events, can be applied via the ICP1 pin or alternatively, via the Analog Comparator unit. The time-stamps can then be used to calculate fre-




ATmega8A [DATASHEET] 8159E-AVR-02/2013



quency, duty-cycle, and other features of the signal applied. Alternatively the time-stamps can be used for creating a log of the events.

The Input Capture unit is illustrated by the block diagram shown in Figure 17-3. The elements of the block diagram that are not directly a part of the Input Capture unit are gray shaded. The small "n" in register and bit names indicates the Timer/Counter number.

Figure 17-3. Input Capture Unit Block Diagram



When a change of the logic level (an event) occurs on the *Input Capture Pin* (ICP1), alternatively on the *Analog Comparator Output* (ACO), and this change confirms to the setting of the edge detector, a capture will be triggered. When a capture is triggered, the 16-bit value of the counter (TCNT1) is written to the *Input Capture Register* (ICR1). The *Input Capture Flag* (ICF1) is set at the same system clock as the TCNT1 value is copied into ICR1 Register. If enabled (TICIE1 = 1), the Input Capture Flag generates an Input Capture interrupt. The ICF1 Flag is automatically cleared when the interrupt is executed. Alternatively the ICF1 Flag can be cleared by software by writing a logical one to its I/O bit location.

Reading the 16-bit value in the *Input Capture Register* (ICR1) is done by first reading the Low byte (ICR1L) and then the High byte (ICR1H). When the Low byte is read the High byte is copied into the High byte temporary register (TEMP). When the CPU reads the ICR1H I/O location it will access the TEMP Register.

The ICR1 Register can only be written when using a Waveform Generation mode that utilizes the ICR1 Register for defining the counter's TOP value. In these cases the *Waveform Generation mode* (WGM13:0) bits must be set before the TOP value can be written to the ICR1 Register. When writing the ICR1 Register the High byte must be written to the ICR1H I/O location before the Low byte is written to ICR1L.

For more information on how to access the 16-bit registers refer to "Accessing 16-bit Registers" on page 75.

# 17.6.1 Input Capture Pin Source

The main trigger source for the Input Capture unit is the Input Capture Pin (ICP1). Timer/Counter 1 can alternatively use the Analog Comparator Output as trigger source for the Input Capture unit. The Analog Comparator is selected as trigger source by setting the Analog Comparator Input Capture (ACIC) bit in the Analog Comparator





Control and Status Register (ACSR). Be aware that changing trigger source can trigger a capture. The Input Capture Flag must therefore be cleared after the change.

Both the *Input Capture Pin* (ICP1) and the *Analog Comparator Output* (ACO) inputs are sampled using the same technique as for the T1 pin (Figure 16-1 on page 71). The edge detector is also identical. However, when the noise canceler is enabled, additional logic is inserted before the edge detector, which increases the delay by four system clock cycles. Note that the input of the noise canceler and edge detector is always enabled unless the Timer/Counter is set in a Waveform Generation mode that uses ICR1 to define TOP.

An Input Capture can be triggered by software by controlling the port of the ICP1 pin.

#### 17.6.2 Noise Canceler

The noise canceler improves noise immunity by using a simple digital filtering scheme. The noise canceler input is monitored over four samples, and all four must be equal for changing the output that in turn is used by the edge detector.

The noise canceler is enabled by setting the *Input Capture Noise Canceler* (ICNC1) bit in *Timer/Counter Control Register B* (TCCR1B). When enabled the noise canceler introduces additional four system clock cycles of delay from a change applied to the input, to the update of the ICR1 Register. The noise canceler uses the system clock and is therefore not affected by the prescaler.

#### 17.6.3 Using the Input Capture Unit

The main challenge when using the Input Capture unit is to assign enough processor capacity for handling the incoming events. The time between two events is critical. If the processor has not read the captured value in the ICR1 Register before the next event occurs, the ICR1 will be overwritten with a new value. In this case the result of the capture will be incorrect.

When using the Input Capture interrupt, the ICR1 Register should be read as early in the interrupt handler routine as possible. Even though the Input Capture interrupt has relatively high priority, the maximum interrupt response time is dependent on the maximum number of clock cycles it takes to handle any of the other interrupt requests.

Using the Input Capture unit in any mode of operation when the TOP value (resolution) is actively changed during operation, is not recommended.

Measurement of an external signal's duty cycle requires that the trigger edge is changed after each capture. Changing the edge sensing must be done as early as possible after the ICR1 Register has been read. After a change of the edge, the Input Capture Flag (ICF1) must be cleared by software (writing a logical one to the I/O bit location). For measuring frequency only, the clearing of the ICF1 Flag is not required (if an interrupt handler is used).

# 17.7 Output Compare Units

The 16-bit comparator continuously compares TCNT1 with the *Output Compare Register* (OCR1x). If TCNT equals OCR1x the comparator signals a match. A match will set the *Output Compare Flag* (OCF1x) at the next timer clock cycle. If enabled (OCIE1x = 1), the Output Compare Flag generates an Output Compare interrupt. The OCF1x Flag is automatically cleared when the interrupt is executed. Alternatively the OCF1x Flag can be cleared by software by writing a logical one to its I/O bit location. The waveform generator uses the match signal to generate an output according to operating mode set by the *Waveform Generation mode* (WGM13:0) bits and *Compare Output mode* (COM1x1:0) bits. The TOP and BOTTOM signals are used by the waveform generator for handling the special cases of the extreme values in some modes of operation (See "Modes of Operation" on page 84.)

A special feature of Output Compare unit A allows it to define the Timer/Counter TOP value (i.e. counter resolution). In addition to the counter resolution, the TOP value defines the period time for waveforms generated by the waveform generator.




ATmega8A [DATASHEET] 8159E-AVR-02/2013



Figure 17-4 shows a block diagram of the Output Compare unit. The small "n" in the register and bit names indicates the device number (n = 1 for Timer/Counter 1), and the "x" indicates Output Compare unit (A/B). The elements of the block diagram that are not directly a part of the Output Compare unit are gray shaded.

Figure 17-4. Output Compare Unit, Block Diagram



The OCR1x Register is double buffered when using any of the twelve *Pulse Width Modulation* (PWM) modes. For the normal and *Clear Timer on Compare* (CTC) modes of operation, the double buffering is disabled. The double buffering synchronizes the update of the OCR1x Compare Register to either TOP or BOTTOM of the counting sequence. The synchronization prevents the occurrence of odd-length, non-symmetrical PWM pulses, thereby making the output glitch-free.

The OCR1x Register access may seem complex, but this is not case. When the double buffering is enabled, the CPU has access to the OCR1x Buffer Register, and if double buffering is disabled the CPU will access the OCR1x directly. The content of the OCR1x (Buffer or Compare) Register is only changed by a write operation (the Timer/Counter does not update this register automatically as the TCNT1 and ICR1 Register). Therefore OCR1x is not read via the High byte temporary register (TEMP). However, it is a good practice to read the Low byte first as when accessing other 16-bit registers. Writing the OCR1x Registers must be done via the TEMP Register since the compare of all 16-bit is done continuously. The High byte (OCR1xH) has to be written first. When the High byte I/O location is written by the CPU, the TEMP Register will be updated by the value written. Then when the Low byte (OCR1xL) is written to the lower eight bits, the High byte will be copied into the upper 8-bits of either the OCR1x buffer or OCR1x Compare Register in the same system clock cycle.

For more information of how to access the 16-bit registers refer to "Accessing 16-bit Registers" on page 75.

## 17.7.1 Force Output Compare

In non-PWM Waveform Generation modes, the match output of the comparator can be forced by writing a one to the *Force Output Compare* (FOC1x) bit. Forcing Compare Match will not set the OCF1x Flag or reload/clear the timer, but the OC1x pin will be updated as if a real Compare Match had occurred (the COM1x1:0 bits settings define whether the OC1x pin is set, cleared or toggled).





## 17.7.2 Compare Match Blocking by TCNT1 Write

All CPU writes to the TCNT1 Register will block any Compare Match that occurs in the next timer clock cycle, even when the timer is stopped. This feature allows OCR1x to be initialized to the same value as TCNT1 without triggering an interrupt when the Timer/Counter clock is enabled.

### 17.7.3 Using the Output Compare Unit

Since writing TCNT1 in any mode of operation will block all compare matches for one timer clock cycle, there are risks involved when changing TCNT1 when using any of the Output Compare channels, independent of whether the Timer/Counter is running or not. If the value written to TCNT1 equals the OCR1x value, the Compare Match will be missed, resulting in incorrect waveform generation. Do not write the TCNT1 equal to TOP in PWM modes with variable TOP values. The Compare Match for the TOP will be ignored and the counter will continue to 0xFFFF. Similarly, do not write the TCNT1 value equal to BOTTOM when the counter is downcounting.


The setup of the OC1x should be performed before setting the Data Direction Register for the port pin to output. The easiest way of setting the OC1x value is to use the Force Output Compare (FOC1x) strobe bits in Normal mode. The OC1x Register keeps its value even when changing between Waveform Generation modes,

Be aware that the COM1x1:0 bits are not double buffered together with the compare value. Changing the COM1x1:0 bits will take effect immediately.

### 17.8 Compare Match Output Unit

The Compare Output mode (COM1x1:0) bits have two functions. The waveform generator uses the COM1x1:0 bits for defining the Output Compare (OC1x) state at the next Compare Match. Secondly the COM1x1:0 bits control the OC1x pin output source. Figure 17-5 shows a simplified schematic of the logic affected by the COM1x1:0 bit setting. The I/O Registers, I/O bits, and I/O pins in the figure are shown in bold. Only the parts of the general I/O Port Control Registers (DDR and PORT) that are affected by the COM1x1:0 bits are shown. When referring to the OC1x state, the reference is for the internal OC1x Register, not the OC1x pin. If a System Reset occur, the OC1x Register is reset to "0".

Figure 17-5. Compare Match Output Unit, Schematic







The general I/O port function is overridden by the Output Compare (OC1x) from the waveform generator if either of the COM1x1:0 bits are set. However, the OC1x pin direction (input or output) is still controlled by the *Data Direction Register* (DDR) for the port pin. The Data Direction Register bit for the OC1x pin (DDR\_OC1x) must be set as output before the OC1x value is visible on the pin. The port override function is generally independent of the Waveform Generation mode, but there are some exceptions. Refer to Table 17-2, Table 17-3 and Table 17-4 for details

The design of the Output Compare Pin logic allows initialization of the OC1x state before the output is enabled. Note that some COM1x1:0 bit settings are reserved for certain modes of operation. See "Register Description" on page 92.

The COM1x1:0 bits have no effect on the Input Capture unit.

#### 17.8.1 Compare Output Mode and Waveform Generation

The waveform generator uses the COM1x1:0 bits differently in normal, CTC, and PWM modes. For all modes, setting the COM1x1:0 = 0 tells the waveform generator that no action on the OC1x Register is to be performed on the next Compare Match. For compare output actions in the non-PWM modes refer to Table 17-2 on page 93. For fast PWM mode refer to Table 17-3 on page 93, and for phase correct and phase and frequency correct PWM refer to Table 17-4 on page 93.

A change of the COM1x1:0 bits state will have effect at the first Compare Match after the bits are written. For non-PWM modes, the action can be forced to have immediate effect by using the FOC1x strobe bits.

#### 17.9 Modes of Operation

The mode of operation (i.e., the behavior of the Timer/Counter and the Output Compare pins) is defined by the combination of the *Waveform Generation mode* (WGM13:0) and *Compare Output mode* (COM1x1:0) bits. The Compare Output mode bits do not affect the counting sequence, while the Waveform Generation mode bits do. The COM1x1:0 bits control whether the PWM output generated should be inverted or not (inverted or non-inverted PWM). For non-PWM modes the COM1x1:0 bits control whether the output should be set, cleared or toggle at a Compare Match. See "Compare Match Output Unit" on page 83.

For detailed timing information refer to "Timer/Counter Timing Diagrams" on page 91.

### 17.9.1 Normal Mode

The simplest mode of operation is the *Normal* mode (WGM13:0 = 0). In this mode the counting direction is always up (incrementing), and no counter clear is performed. The counter simply overruns when it passes its maximum 16-bit value (MAX = 0xFFFF) and then restarts from the BOTTOM (0x0000). In normal operation the *Timer/Counter Overflow Flag* (TOV1) will be set in the same timer clock cycle as the TCNT1 becomes zero. The TOV1 Flag in this case behaves like a 17th bit, except that it is only set, not cleared. However, combined with the timer overflow interrupt that automatically clears the TOV1 Flag, the timer resolution can be increased by software. There are no special cases to consider in the Normal mode, a new counter value can be written anytime.

The Input Capture unit is easy to use in Normal mode. However, observe that the maximum interval between the external events must not exceed the resolution of the counter. If the interval between events are too long, the timer overflow interrupt or the prescaler must be used to extend the resolution for the capture unit.

The Output Compare units can be used to generate interrupts at some given time. Using the Output Compare to generate waveforms in Normal mode is not recommended, since this will occupy too much of the CPU time.

## 17.9.2 Clear Timer on Compare Match (CTC) Mode

In Clear Timer on Compare or CTC mode (WGM13:0 = 4 or 12), the OCR1A or ICR1 Register are used to manipulate the counter resolution. In CTC mode the counter is cleared to zero when the counter value (TCNT1) matches either the OCR1A (WGM13:0 = 4) or the ICR1 (WGM13:0 = 12). The OCR1A or ICR1 define the top value for the




ATmega8A [DATASHEET] 8159E-AVR-02/2013



counter, hence also its resolution. This mode allows greater control of the Compare Match output frequency. It also simplifies the operation of counting external events.

The timing diagram for the CTC mode is shown in Figure 17-6. The counter value (TCNT1) increases until a Compare Match occurs with either OCR1A or ICR1, and then counter (TCNT1) is cleared.

Figure 17-6. CTC Mode, Timing Diagram



An interrupt can be generated at each time the counter value reaches the TOP value by either using the OCF1A or ICF1 Flag according to the register used to define the TOP value. If the interrupt is enabled, the interrupt handler routine can be used for updating the TOP value. However, changing the TOP to a value close to BOTTOM when the counter is running with none or a low prescaler value must be done with care since the CTC mode does not have the double buffering feature. If the new value written to OCR1A or ICR1 is lower than the current value of TCNT1, the counter will miss the Compare Match. The counter will then have to count to its maximum value (0xFFFF) and wrap around starting at 0x0000 before the Compare Match can occur. In many cases this feature is not desirable. An alternative will then be to use the fast PWM mode using OCR1A for defining TOP (WGM13:0 = 15) since the OCR1A then will be double buffered.

For generating a waveform output in CTC mode, the OC1A output can be set to toggle its logical level on each Compare Match by setting the Compare Output mode bits to toggle mode (COM1A1:0 = 1). The OC1A value will not be visible on the port pin unless the data direction for the pin is set to output (DDR\_OC1A = 1). The waveform generated will have a maximum frequency of  $f_{OC1A} = f_{clk\_UO}/2$  when OCR1A is set to zero (0x0000). The waveform frequency is defined by the following equation:

$$f_{OCnA} = \frac{f_{\text{clk\_I/O}}}{2 \cdot N \cdot (1 + OCRnA)}$$

The N variable represents the prescaler factor (1, 8, 64, 256, or 1024).

As for the Normal mode of operation, the TOV1 Flag is set in the same timer clock cycle that the counter counts from MAX to 0x0000.

### 17.9.3 Fast PWM Mode

The fast Pulse Width Modulation or fast PWM mode (WGM13:0 = 5, 6, 7, 14, or 15) provides a high frequency PWM waveform generation option. The fast PWM differs from the other PWM options by its single-slope operation. The counter counts from BOTTOM to TOP then restarts from BOTTOM. In non-inverting Compare Output mode, the Output Compare (OC1x) is cleared on the Compare Match between TCNT1 and OCR1x, and set at BOTTOM. In inverting Compare Output mode output is set on Compare Match and cleared at BOTTOM. Due to the single-slope operation, the operating frequency of the fast PWM mode can be twice as high as the phase correct and phase and frequency correct PWM modes that use dual-slope operation. This high frequency makes the fast PWM



ATmega8A [DATASHEET] 8159E-AVR-02/2013




mode well suited for power regulation, rectification, and DAC applications. High frequency allows physically small sized external components (coils, capacitors), hence reduces total system cost.

The PWM resolution for fast PWM can be fixed to 8-, 9-, or 10-bit, or defined by either ICR1 or OCR1A. The minimum resolution allowed is 2-bit (ICR1 or OCR1A set to 0x0003), and the maximum resolution is 16-bit (ICR1 or OCR1A set to MAX). The PWM resolution in bits can be calculated by using the following equation:

$$R_{FPWM} = \frac{\log(TOP + 1)}{\log(2)}$$

In fast PWM mode the counter is incremented until the counter value matches either one of the fixed values 0x00FF, 0x01FF, or 0x03FF (WGM13:0 = 5, 6, or 7), the value in ICR1 (WGM13:0 = 14), or the value in OCR1A (WGM13:0 = 15). The counter is then cleared at the following timer clock cycle. The timing diagram for the fast PWM mode is shown in Figure 17-7. The figure shows fast PWM mode when OCR1A or ICR1 is used to define TOP. The TCNT1 value is in the timing diagram shown as a histogram for illustrating the single-slope operation. The diagram includes non-inverted and inverted PWM outputs. The small horizontal line marks on the TCNT1 slopes represent compare matches between OCR1x and TCNT1. The OC1x Interrupt Flag will be set when a Compare Match occurs.

Figure 17-7. Fast PWM Mode, Timing Diagram



The Timer/Counter Overflow Flag (TOV1) is set each time the counter reaches TOP. In addition the OCF1A or ICF1 Flag is set at the same timer clock cycle as TOV1 is set when either OCR1A or ICR1 is used for defining the TOP value. If one of the interrupts are enabled, the interrupt handler routine can be used for updating the TOP and compare values.

When changing the TOP value the program must ensure that the new TOP value is higher or equal to the value of all of the Compare Registers. If the TOP value is lower than any of the Compare Registers, a Compare Match will never occur between the TCNT1 and the OCR1x. Note that when using fixed TOP values the unused bits are masked to zero when any of the OCR1x Registers are written.

The procedure for updating ICR1 differs from updating OCR1A when used for defining the TOP value. The ICR1 Register is not double buffered. This means that if ICR1 is changed to a low value when the counter is running with none or a low prescaler value, there is a risk that the new ICR1 value written is lower than the current value of TCNT1. The result will then be that the counter will miss the Compare Match at the TOP value. The counter will then have to count to the MAX value (0xFFFF) and wrap around starting at 0x0000 before the Compare Match can occur. The OCR1A Register, however, is double buffered. This feature allows the OCR1A I/O location to be written anytime. When the OCR1A I/O location is written the value written will be put into the OCR1A Buffer Register. The OCR1A Compare Register will then be updated with the value in the Buffer Register at the next timer clock cycle





the TCNT1 matches TOP. The update is done at the same timer clock cycle as the TCNT1 is cleared and the TOV1 Flag is set.

Using the ICR1 Register for defining TOP works well when using fixed TOP values. By using ICR1, the OCR1A Register is free to be used for generating a PWM output on OC1A. However, if the base PWM frequency is actively changed (by changing the TOP value), using the OCR1A as TOP is clearly a better choice due to its double buffer feature.

In fast PWM mode, the compare units allow generation of PWM waveforms on the OC1x pins. Setting the COM1x1:0 bits to 2 will produce a non-inverted PWM and an inverted PWM output can be generated by setting the COM1x1:0 to 3. See Table 17-3 on page 93. The actual OC1x value will only be visible on the port pin if the data direction for the port pin is set as output (DDR\_OC1x). The PWM waveform is generated by setting (or clearing) the OC1x Register at the Compare Match between OCR1x and TCNT1, and clearing (or setting) the OC1x Register at the timer clock cycle the counter is cleared (changes from TOP to BOTTOM).

The PWM frequency for the output can be calculated by the following equation:

$$f_{OCnxPWM} = \frac{f_{\text{clk\_I/O}}}{N \cdot (1 + TOP)}$$

The N variable represents the prescaler divider (1, 8, 64, 256, or 1024).

The extreme values for the OCR1x Register represents special cases when generating a PWM waveform output in the fast PWM mode. If the OCR1x is set equal to BOTTOM (0x0000) the output will be a narrow spike for each TOP+1 timer clock cycle. Setting the OCR1x equal to TOP will result in a constant high or low output (depending on the polarity of the output set by the COM1x1:0 bits.)

A frequency (with 50% duty cycle) waveform output in fast PWM mode can be achieved by setting OC1A to toggle its logical level on each Compare Match (COM1A1:0 = 1). This applies only if OCR1A is used to define the TOP value (WGM13:0 = 15). The waveform generated will have a maximum frequency of  $f_{\rm OC1A} = f_{\rm clk\_I/O}/2$  when OCR1A is set to zero (0x0000). This feature is similar to the OC1A toggle in CTC mode, except the double buffer feature of the Output Compare unit is enabled in the fast PWM mode.

### 17.9.4 Phase Correct PWM Mode

The phase correct Pulse Width Modulation or phase correct PWM mode (WGM13:0 = 1, 2, 3, 10, or 11) provides a high resolution phase correct PWM waveform generation option. The phase correct PWM mode is, like the phase and frequency correct PWM mode, based on a dual-slope operation. The counter counts repeatedly from BOTTOM (0x0000) to TOP and then from TOP to BOTTOM. In non-inverting Compare Output mode, the Output Compare (OC1x) is cleared on the Compare Match between TCNT1 and OCR1x while upcounting, and set on the Compare Match while downcounting. In inverting Output Compare mode, the operation is inverted. The dual-slope operation has lower maximum operation frequency than single slope operation. However, due to the symmetric feature of the dual-slope PWM modes, these modes are preferred for motor control applications.

The PWM resolution for the phase correct PWM mode can be fixed to 8-, 9-, or 10-bit, or defined by either ICR1 or OCR1A. The minimum resolution allowed is 2-bit (ICR1 or OCR1A set to 0x0003), and the maximum resolution is 16-bit (ICR1 or OCR1A set to MAX). The PWM resolution in bits can be calculated by using the following equation:

$$R_{PCPWM} = \frac{\log(TOP + 1)}{\log(2)}$$

In phase correct PWM mode the counter is incremented until the counter value matches either one of the fixed values 0x00FF, 0x01FF, or 0x03FF (WGM13:0 = 1, 2, or 3), the value in ICR1 (WGM13:0 = 10), or the value in OCR1A (WGM13:0 = 11). The counter has then reached the TOP and changes the count direction. The TCNT1 value will be equal to TOP for one timer clock cycle. The timing diagram for the phase correct PWM mode is shown on Figure 17-8. The figure shows phase correct PWM mode when OCR1A or ICR1 is used to define TOP. The TCNT1 value is in the timing diagram shown as a histogram for illustrating the dual-slope operation. The diagram includes non-inverted and inverted PWM outputs. The small horizontal line marks on the TCNT1 slopes represent




ATmega8A [DATASHEET] 8159E-AVR-02/2013



compare matches between OCR1x and TCNT1. The OC1x Interrupt Flag will be set when a Compare Match occurs.

Figure 17-8. Phase Correct PWM Mode, Timing Diagram



The Timer/Counter Overflow Flag (TOV1) is set each time the counter reaches BOTTOM. When either OCR1A or ICR1 is used for defining the TOP value, the OC1A or ICF1 Flag is set accordingly at the same timer clock cycle as the OCR1x Registers are updated with the double buffer value (at TOP). The Interrupt Flags can be used to generate an interrupt each time the counter reaches the TOP or BOTTOM value.

When changing the TOP value the program must ensure that the new TOP value is higher or equal to the value of all of the Compare Registers. If the TOP value is lower than any of the Compare Registers, a Compare Match will never occur between the TCNT1 and the OCR1x. Note that when using fixed TOP values, the unused bits are masked to zero when any of the OCR1x Registers are written. As the third period shown in Figure 17-8 illustrates, changing the TOP actively while the Timer/Counter is running in the Phase Correct mode can result in an unsymmetrical output. The reason for this can be found in the time of update of the OCR1x Register. Since the OCR1x update occurs at TOP, the PWM period starts and ends at TOP. This implies that the length of the falling slope is determined by the previous TOP value, while the length of the rising slope is determined by the new TOP value. When these two values differ the two slopes of the period will differ in length. The difference in length gives the unsymmetrical result on the output.

It is recommended to use the Phase and Frequency Correct mode instead of the Phase Correct mode when changing the TOP value while the Timer/Counter is running. When using a static TOP value there are practically no differences between the two modes of operation.

In phase correct PWM mode, the compare units allow generation of PWM waveforms on the OC1x pins. Setting the COM1x1:0 bits to 2 will produce a non-inverted PWM and an inverted PWM output can be generated by setting the COM1x1:0 to 3. See Table 17-4 on page 93. The actual OC1x value will only be visible on the port pin if the data direction for the port pin is set as output (DDR\_OC1x). The PWM waveform is generated by setting (or clearing) the OC1x Register at the Compare Match between OCR1x and TCNT1 when the counter increments, and clearing (or setting) the OC1x Register at Compare Match between OCR1x and TCNT1 when the counter decrements. The PWM frequency for the output when using phase correct PWM can be calculated by the following equation:

$$f_{OCnxPCPWM} = \frac{f_{\text{clk\_I/O}}}{2 \cdot N \cdot TOP}$$





The N variable represents the prescaler divider (1, 8, 64, 256, or 1024).

The extreme values for the OCR1x Register represent special cases when generating a PWM waveform output in the phase correct PWM mode. If the OCR1x is set equal to BOTTOM the output will be continuously low and if set equal to TOP the output will be continuously high for non-inverted PWM mode. For inverted PWM the output will have the opposite logic values.

If OCR1A is used to define the TOP value (WMG13:0 = 11) and COM1A1:0 = 1, the OC1A output will toggle with a 50% duty cycle.

### 17.9.5 Phase and Frequency Correct PWM Mode

The phase and frequency correct Pulse Width Modulation, or phase and frequency correct PWM mode (WGM13:0 = 8 or 9) provides a high resolution phase and frequency correct PWM waveform generation option. The phase and frequency correct PWM mode is, like the phase correct PWM mode, based on a dual-slope operation. The counter counts repeatedly from BOTTOM (0x0000) to TOP and then from TOP to BOTTOM. In non-inverting Compare Output mode, the Output Compare (OC1x) is cleared on the Compare Match between TCNT1 and OCR1x while upcounting, and set on the Compare Match while downcounting. In inverting Compare Output mode, the operation is inverted. The dual-slope operation gives a lower maximum operation frequency compared to the single-slope operation. However, due to the symmetric feature of the dual-slope PWM modes, these modes are preferred for motor control applications.

The main difference between the phase correct, and the phase and frequency correct PWM mode is the time the OCR1x Register is updated by the OCR1x Buffer Register, (see Figure 17-8 and Figure 17-9).

The PWM resolution for the phase and frequency correct PWM mode can be defined by either ICR1 or OCR1A. The minimum resolution allowed is 2-bit (ICR1 or OCR1A set to 0x0003), and the maximum resolution is 16-bit (ICR1 or OCR1A set to MAX). The PWM resolution in bits can be calculated using the following equation:


$$R_{PFCPWM} = \frac{\log(TOP + 1)}{\log(2)}$$

In phase and frequency correct PWM mode the counter is incremented until the counter value matches either the value in ICR1 (WGM13:0 = 8), or the value in OCR1A (WGM13:0 = 9). The counter has then reached the TOP and changes the count direction. The TCNT1 value will be equal to TOP for one timer clock cycle. The timing diagram for the phase correct and frequency correct PWM mode is shown on Figure 17-9. The figure shows phase and frequency correct PWM mode when OCR1A or ICR1 is used to define TOP. The TCNT1 value is in the timing diagram shown as a histogram for illustrating the dual-slope operation. The diagram includes non-inverted and inverted PWM outputs. The small horizontal line marks on the TCNT1 slopes represent compare matches between OCR1x and TCNT1. The OC1x Interrupt Flag will be set when a Compare Match occurs.



ATmega8A [DATASHEET] 8159E-AVR-02/2013

Figure 17-9. Phase and Frequency Correct PWM Mode, Timing Diagram



The Timer/Counter Overflow Flag (TOV1) is set at the same timer clock cycle as the OCR1x Registers are updated with the double buffer value (at BOTTOM). When either OCR1A or ICR1 is used for defining the TOP value, the OC1A or ICR1 Flag set when TCNT1 has reached TOP. The Interrupt Flags can then be used to generate an interrupt each time the counter reaches the TOP or BOTTOM value.

When changing the TOP value the program must ensure that the new TOP value is higher or equal to the value of all of the Compare Registers. If the TOP value is lower than any of the Compare Registers, a Compare Match will never occur between the TCNT1 and the OCR1x.

As Figure 17-9 shows the output generated is, in contrast to the Phase Correct mode, symmetrical in all periods. Since the OCR1x Registers are updated at BOTTOM, the length of the rising and the falling slopes will always be equal. This gives symmetrical output pulses and is therefore frequency correct.

Using the ICR1 Register for defining TOP works well when using fixed TOP values. By using ICR1, the OCR1A Register is free to be used for generating a PWM output on OC1A. However, if the base PWM frequency is actively changed by changing the TOP value, using the OCR1A as TOP is clearly a better choice due to its double buffer feature.

In phase and frequency correct PWM mode, the compare units allow generation of PWM waveforms on the OC1x pins. Setting the COM1x1:0 bits to 2 will produce a non-inverted PWM and an inverted PWM output can be generated by setting the COM1x1:0 to 3. See Table 17-4 on page 93. The actual OC1x value will only be visible on the port pin if the data direction for the port pin is set as output (DDR\_OC1x). The PWM waveform is generated by setting (or clearing) the OC1x Register at the Compare Match between OCR1x and TCNT1 when the counter increments, and clearing (or setting) the OC1x Register at Compare Match between OCR1x and TCNT1 when the counter decrements. The PWM frequency for the output when using phase and frequency correct PWM can be calculated by the following equation:

$$f_{OCnxPFCPWM} = \frac{f_{\text{clk\_I/O}}}{2 \cdot N \cdot TOP}$$

The N variable represents the prescaler divider (1, 8, 64, 256, or 1024).

The extreme values for the OCR1x Register represents special cases when generating a PWM waveform output in the phase correct PWM mode. If the OCR1x is set equal to BOTTOM the output will be continuously low and if set equal to TOP the output will be set to high for non-inverted PWM mode. For inverted PWM the output will have the opposite logic values.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



If OCR1A is used to define the TOP value (WGM13:0 = 9) and COM1A1:0 = 1, the OC1A output will toggle with a 50% duty cycle.

# 17.10 Timer/Counter Timing Diagrams

The Timer/Counter is a synchronous design and the timer clock ( $clk_{T1}$ ) is therefore shown as a clock enable signal in the following figures. The figures include information on when Interrupt Flags are set, and when the OCR1x Register is updated with the OCR1x buffer value (only for modes utilizing double buffering). Figure 17-10 shows a timing diagram for the setting of OCF1x.

Figure 17-10. Timer/Counter Timing Diagram, Setting of OCF1x, no Prescaling




Figure 17-11 shows the same timing data, but with the prescaler enabled.

Figure 17-11. Timer/Counter Timing Diagram, Setting of OCF1x, with Prescaler (fclk\_1/0/8)




Figure 17-12 shows the count sequence close to TOP in various modes. When using phase and frequency correct PWM mode the OCR1x Register is updated at BOTTOM. The timing diagrams will be the same, but TOP should be replaced by BOTTOM, TOP-1 by BOTTOM+1 and so on. The same renaming applies for modes that set the TOV1 Flag at BOTTOM.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



Figure 17-12. Timer/Counter Timing Diagram, no Prescaling





Figure 17-13 shows the same timing data, but with the prescaler enabled.

Figure 17-13. Timer/Counter Timing Diagram, with Prescaler ( $f_{clk\_l/O}/8$ )



# 17.11 Register Description

# 17.11.1 TCCR1A - Timer/Counter 1 Control Register A

Bit	7	6	5	4	3	2	1	0	
	COM1A1	COM1A0	COM1B1	COM1B0	FOC1A	FOC1B	WGM11	WGM10	TCCR1A
Read/Write	RW	R/W	RW	R/W	W	W	RAW	R/W	•
Initial Value	0	0	0	0	0	0	0	0	

- Bit 7:6 COM1A1:0: Compare Output Mode for channel A
- Bit 5:4 COM1B1:0: Compare Output Mode for channel B

The COM1A1:0 and COM1B1:0 control the Output Compare Pins (OC1A and OC1B respectively) behavior. If one or both of the COM1A1:0 bits are written to one, the OC1A output overrides the normal port functionality of the I/O





pin it is connected to. If one or both of the COM1B1:0 bit are written to one, the OC1B output overrides the normal port functionality of the I/O pin it is connected to. However, note that the *Data Direction Register* (DDR) bit corresponding to the OC1A or OC1B pin must be set in order to enable the output driver.

When the OC1A or OC1B is connected to the pin, the function of the COM1x1:0 bits is dependent of the WGM13:0 bits setting. Table 17-2 shows the COM1x1:0 bit functionality when the WGM13:0 bits are set to a normal or a CTC mode (non-PWM).

Table 17-2. Compare Output Mode, Non-PWM

COM1A1/ COM1B1	COM1A0/ COM1B0	Description				
0	0	Normal port operation, OC1A/OC1B disconnected.				
0	1	Toggle OC1A/OC1B on Compare Match				
1	0	Clear OC1A/OC1B on Compare Match (Set output to low level)				
1	1	Set OC1A/OC1B on Compare Match (Set output to high level)				

Table 17-3 shows the COM1x1:0 bit functionality when the WGM13:0 bits are set to the fast PWM mode.

Table 17-3. Compare Output Mode, Fast PWM(1)

COM1A1/ COM1B1	COM1A0/ COM1B0	Description
0	0	Normal port operation, OC1A/OC1B disconnected.
0	1	WGM13:0 = 15: Toggle OC1A on Compare Match, OC1B disconnected (normal port operation). For all other WGM1 settings, normal port operation, OC1A/OC1B disconnected.
1	0	Clear OC1A/OC1B on Compare Match, set OC1A/OC1B at BOTTOM, (non-inverting mode)
1	1	Set OC1A/OC1B on Compare Match, clear OC1A/OC1B at BOTTOM, (inverting mode)

Note: 1. A special case occurs when OCR1A/OCR1B equals TOP and COM1A1/COM1B1 is set. In this case the Compare Match is ignored, but the set or clear is done at BOTTOM. See "Fast PWM Mode" on page 85. for more details.

Table 17-4 shows the COM1x1:0 bit functionality when the WGM13:0 bits are set to the phase correct or the phase and frequency correct, PWM mode.

Table 17-4. Compare Output Mode, Phase Correct and Phase and Frequency Correct PWM<sup>(1)</sup>

COM1A1/ COM1B1	COM1A0/ COM1B0	Description
0	0	Normal port operation, OC1A/OC1B disconnected.
0	1	WGM13:0 = 9 or 14: Toggle OC1A on Compare Match, OC1B disconnected (normal port operation). For all other WGM1 settings, normal port operation, OC1A/OC1B disconnected.
1	0	Clear OC1A/OC1B on Compare Match when up-counting. Set OC1A/OC1B on Compare Match when downcounting.
1	1	Set OC1A/OC1B on Compare Match when up-counting. Clear OC1A/OC1B on Compare Match when downcounting.

 A special case occurs when OCR1A/OCR1B equals TOP and COM1A1/COM1B1 is set. See "Phase Correct PWM Mode" on page 87. for more details.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



#### . Bit 3 - FOC1A: Force Output Compare for channel A

# • Bit 2 - FOC1B: Force Output Compare for channel B

The FOC1A/FOC1B bits are only active when the WGM13:0 bits specifies a non-PWM mode. However, for ensuring compatibility with future devices, these bits must be set to zero when TCCR1A is written when operating in a PWM mode. When writing a logical one to the FOC1A/FOC1B bit, an immediate Compare Match is forced on the waveform generation unit. The OC1A/OC1B output is changed according to its COM1x1:0 bits setting. Note that the FOC1A/FOC1B bits are implemented as strobes. Therefore it is the value present in the COM1x1:0 bits that determine the effect of the forced compare.

A FOC1A/FOC1B strobe will not generate any interrupt nor will it clear the timer in Clear Timer on Compare Match (CTC) mode using OCR1A as TOP.

The FOC1A/FOC1B bits are always read as zero.

### • Bit 1:0 - WGM11:0: Waveform Generation Mode

Combined with the WGM13:2 bits found in the TCCR1B Register, these bits control the counting sequence of the counter, the source for maximum (TOP) counter value, and what type of waveform generation to be used, see Table 17-5. Modes of operation supported by the Timer/Counter unit are: Normal mode (counter), Clear Timer on Compare Match (CTC) mode, and three types of Pulse Width Modulation (PWM) modes. (See "Modes of Operation" on page 84.)

Table 17-5. Waveform Generation Mode Bit Description

Mode	WGM13	WGM12 (CTC1)	WGM11 (PWM11)	WGM10 (PWM10)	Timer/Counter Mode of Operation <sup>(1)</sup>	тор	Update of OCR1x	TOV1 Flag Set on
0	0	0	0	0	Normal	0xFFFF	Immediate	MAX
1	0	0	0	1	PWM, Phase Correct, 8-bit	0x00FF	TOP	воттом
2	0	0	1	0	PWM, Phase Correct, 9-bit	0x01FF	TOP	воттом
3	0	0	1	1	PWM, Phase Correct, 10-bit	0x03FF	TOP	воттом
4	0	1	0	0	стс	OCR1A	Immediate	MAX
5	0	1	0	1	Fast PWM, 8-bit	0x00FF	воттом	TOP
6	0	1	1	0	Fast PWM, 9-bit	0x01FF	воттом	TOP
7	0	1	1	1	Fast PWM, 10-bit	0x03FF	воттом	TOP
8	1	0	0	0	PWM, Phase and Frequency Correct	ICR1	воттом	воттом
9	1	0	0	1	PWM, Phase and Frequency Correct	OCR1A	воттом	воттом
10	1	0	1	0	PWM, Phase Correct	ICR1	TOP	воттом
11	1	0	1	1	PWM, Phase Correct	OCR1A	TOP	воттом
12	1	1	0	0	стс	ICR1	Immediate	MAX
13	1	1	0	1	(Reserved)	-	_	-
14	1	1	1	0	Fast PWM	ICR1	воттом	TOP
15	1	1	1	1	Fast PWM	OCR1A	воттом	TOP

Note: 1. The CTC1 and PWM11:0 bit definition names are obsolete. Use the WGM12:0 definitions. However, the functionality and location of these bits are compatible with previous versions of the timer.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



### 17.11.2 TCCR1B - Timer/Counter 1 Control Register B

Bit	7	6	5	4	3	2	1	0	
	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10	TCCR1B
Read/Write	R/W	RW	R	R/W	R/W	RW	R/W	R/W	•
Initial Value	0	0	0	0	0	0	0	0	

#### • Bit 7 - ICNC1: Input Capture Noise Canceler

Setting this bit (to one) activates the Input Capture Noise Canceler. When the noise canceler is activated, the input from the Input Capture Pin (ICP1) is filtered. The filter function requires four successive equal valued samples of the ICP1 pin for changing its output. The Input Capture is therefore delayed by four Oscillator cycles when the noise canceler is enabled.

### . Bit 6 - ICES1: Input Capture Edge Select

This bit selects which edge on the Input Capture Pin (ICP1) that is used to trigger a capture event. When the ICES1 bit is written to zero, a falling (negative) edge is used as trigger, and when the ICES1 bit is written to one, a rising (positive) edge will trigger the capture.

When a capture is triggered according to the ICES1 setting, the counter value is copied into the Input Capture Register (ICR1). The event will also set the Input Capture Flag (ICF1), and this can be used to cause an Input Capture Interrupt, if this interrupt is enabled.

When the ICR1 is used as TOP value (see description of the WGM13:0 bits located in the TCCR1A and the TCCR1B Register), the ICP1 is disconnected and consequently the Input Capture function is disabled.

#### · Bit 5 - Reserved Bit

This bit is reserved for future use. For ensuring compatibility with future devices, this bit must be written to zero when TCCR1B is written.

#### • Bit 4:3 - WGM13:2: Waveform Generation Mode

See TCCR1A Register description.

#### · Bit 2:0 - CS12:0: Clock Select

The three clock select bits select the clock source to be used by the Timer/Counter, see Figure 17-10 and Figure 17-11.

Table 17-6. Clock Select Bit Description


CS12	CS11	CS10	Description			
0	0	0	No clock source. (Timer/Counter stopped)			
0	0	1	lk <sub>I/O</sub> /1 (No prescaling)			
0	1	0	clk <sub>l/O</sub> /8 (From prescaler)			
0	1	1	clk <sub>I/O</sub> /64 (From prescaler)			
1	0	0	k <sub>l/O</sub> /256 (From prescaler)			
1	0	1	clk <sub>i/O</sub> /1024 (From prescaler)			
1	1	0	external clock source on T1 pin. Clock on falling edge.			
1	1	1	External clock source on T1 pin. Clock on rising edge.			

If external pin modes are used for the Timer/Counter1, transitions on the T1 pin will clock the counter even if the pin is configured as an output. This feature allows software control of the counting.





#### 17.11.3 TCNT1H and TCNT1L - Timer/Counter 1




The two *Timer/Counter I/O* locations (TCNT1H and TCNT1L, combined TCNT1) give direct access, both for read and for write operations, to the Timer/Counter unit 16-bit counter. To ensure that both the high and Low bytes are read and written simultaneously when the CPU accesses these registers, the access is performed using an 8-bit temporary High byte Register (TEMP). This temporary register is shared by all the other 16-bit registers. See "Accessing 16-bit Registers" on page 75.


Modifying the counter (TCNT1) while the counter is running introduces a risk of missing a Compare Match between TCNT1 and one of the OCR1x Registers.

Writing to the TCNT1 Register blocks (removes) the Compare Match on the following timer clock for all compare units.

### 17.11.4 OCR1AH and OCR1AL- Output Compare Register 1 A




#### 17.11.5 OCR1BH and OCR1BL - Output Compare Register 1 B



The Output Compare Registers contain a 16-bit value that is continuously compared with the counter value (TCNT1). A match can be used to generate an Output Compare Interrupt, or to generate a waveform output on the OC1x pin.

The Output Compare Registers are 16-bit in size. To ensure that both the high and Low bytes are written simultaneously when the CPU writes to these registers, the access is performed using an 8-bit temporary High byte Register (TEMP). This temporary register is shared by all the other 16-bit registers. See "Accessing 16-bit Registers" on page 75.

# 17.11.6 ICR1H and ICR1L - Input Capture Register 1



The Input Capture is updated with the counter (TCNT1) value each time an event occurs on the ICP1 pin (or optionally on the Analog Comparator Output for Timer/Counter1). The Input Capture can be used for defining the counter TOP value.

The Input Capture Register is 16-bit in size. To ensure that both the high and Low bytes are read simultaneously when the CPU accesses these registers, the access is performed using an 8-bit temporary High byte Register





(TEMP). This temporary register is shared by all the other 16-bit registers. See "Accessing 16-bit Registers" on page 75.

#### 17.11.7 TIMSK(1) - Timer/Counter Interrupt Mask Register

Bit	7	6	5	4	3	2	1	0	
	OCIE2	TOIE2	TICIE1	OCIE1A	OCIE1B	TOIE1	-	TOIE0	TIMSK
Read/Write	RAW	R/W	R/W	R/W	R/W	R/W	R	R/W	E
Initial Value	0	0	0	0	0	0	0	0	

Note: 1. This register contains interrupt control bits for several Timer/Counters, but only Timer1 bits are described in this section. The remaining bits are described in their respective timer sections.

### • Bit 5 - TICIE1: Timer/Counter1, Input Capture Interrupt Enable

When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally enabled), the Timer/Counter1 Input Capture Interrupt is enabled. The corresponding Interrupt Vector (see "Interrupts" on page 44) is executed when the ICF1 Flag, located in TIFR, is set.

# • Bit 4 - OCIE1A: Timer/Counter1, Output Compare A Match Interrupt Enable

When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally enabled), the Timer/Counter1 Output Compare A match interrupt is enabled. The corresponding Interrupt Vector (see "Interrupts" on page 44) is executed when the OCF1A Flag, located in TIFR, is set.

#### . Bit 3 - OCIE1B: Timer/Counter1, Output Compare B Match Interrupt Enable

When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally enabled), the Timer/Counter1 Output Compare B match interrupt is enabled. The corresponding Interrupt Vector (see "Interrupts" on page 44) is executed when the OCF1B Flag, located in TIFR, is set.

### • Bit 2 - TOIE1: Timer/Counter1, Overflow Interrupt Enable

When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally enabled), the Timer/Counter1 Overflow Interrupt is enabled. The corresponding Interrupt Vector (see "Interrupts" on page 44) is executed when the TOV1 Flag, located in TIFR, is set.

# 17.11.8 TIFR(1) - Timer/Counter Interrupt Flag Register

Bit	7	6	5	4	3	2	1	0	
	OCF2	TOV2	ICF1	OCF1A	OCF1B	TOV1	-	TOV0	TIFR
Read/Write	R/W	R/W	R/W	RM	R/W	R/W	R	R/W	Ŀ
Initial Value	0	0	0	0	0	0	0	0	

Note: 1. This register contains flag bits for several Timer/Counters, but only Timer1 bits are described in this section. The remaining bits are described in their respective timer sections.

## • Bit 5 - ICF1: Timer/Counter1, Input Capture Flag

This flag is set when a capture event occurs on the ICP1 pin. When the Input Capture Register (ICR1) is set by the WGM13:0 to be used as the TOP value, the ICF1 Flag is set when the counter reaches the TOP value.

ICF1 is automatically cleared when the Input Capture Interrupt Vector is executed. Alternatively, ICF1 can be cleared by writing a logic one to its bit location.

#### Bit 4 - OCF1A: Timer/Counter1, Output Compare A Match Flag

This flag is set in the timer clock cycle after the counter (TCNT1) value matches the Output Compare Register A (OCR1A).

Note that a Forced Output Compare (FOC1A) strobe will not set the OCF1A Flag.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



OCF1A is automatically cleared when the Output Compare Match A Interrupt Vector is executed. Alternatively, OCF1A can be cleared by writing a logic one to its bit location.

### . Bit 3 - OCF1B: Timer/Counter1, Output Compare B Match Flag

This flag is set in the timer clock cycle after the counter (TCNT1) value matches the Output Compare Register B (OCR1B).

Note that a Forced Output Compare (FOC1B) strobe will not set the OCF1B Flag.

OCF1B is automatically cleared when the Output Compare Match B Interrupt Vector is executed. Alternatively, OCF1B can be cleared by writing a logic one to its bit location.

# • Bit 2 - TOV1: Timer/Counter1, Overflow Flag

The setting of this flag is dependent of the WGM13:0 bits setting. In normal and CTC modes, the TOV1 Flag is set when the timer overflows. Refer to Table 17-5 on page 94 for the TOV1 Flag behavior when using another WGM13:0 bit setting.

TOV1 is automatically cleared when the Timer/Counter1 Overflow Interrupt Vector is executed. Alternatively, TOV1 can be cleared by writing a logic one to its bit location.





# 18. 8-bit Timer/Counter2 with PWM and Asynchronous Operation

### 18.1 Features


- · Single Channel Counter
- Clear Timer on Compare Match (Auto Reload)
   Glitch-free, phase Correct Pulse Width Modulator (PWM)
- Frequency Generator
  10-bit Clock Prescaler

- Overflow and Compare Match Interrupt Sources (TOV2 and OCF2)
   Allows Clocking from External 32kHz Watch Crystal Independent of the I/O Clock

# 18.2 Overview

Timer/Counter2 is a general purpose, single channel, 8-bit Timer/Counter module. A simplified block diagram of the 8-bit Timer/Counter is shown in Figure 18-1. For the actual placement of I/O pins, refer to "Pin Configurations" on page 2. CPU accessible I/O Registers, including I/O bits and I/O pins, are shown in bold. The device-specific I/O Register and bit locations are listed in the "Register Description" on page 112.

Figure 18-1. 8-bit Timer/Counter Block Diagram





ATmega8A [DATASHEET] 8159E-AVR-02/2013



# 18.2.1 Registers

The Timer/Counter (TCNT2) and Output Compare Register (OCR2) are 8-bit registers. Interrupt request (shorten as Int.Req.) signals are all visible in the Timer Interrupt Flag Register (TIFR). All interrupts are individually masked with the Timer Interrupt Mask Register (TIMSK). TIFR and TIMSK are not shown in the figure since these registers are shared by other timer units.

The Timer/Counter can be clocked internally, via the prescaler, or asynchronously clocked from the TOSC1/2 pins, as detailed later in this section. The asynchronous operation is controlled by the Asynchronous Status Register (ASSR). The Clock Select logic block controls which clock source the Timer/Counter uses to increment (or decrement) its value. The Timer/Counter is inactive when no clock source is selected. The output from the clock select logic is referred to as the timer clock (clk<sub>T2</sub>).

The double buffered Output Compare Register (OCR2) is compared with the Timer/Counter value at all times. The result of the compare can be used by the waveform generator to generate a PWM or variable frequency output on the Output Compare Pin (OC2). For details, see "Output Compare Unit" on page 101. The Compare Match event will also set the Compare Flag (OCF2) which can be used to generate an Output Compare interrupt request.

#### 18.2.2 Definitions

Many register and bit references in this document are written in general form. A lower case "n" replaces the Timer/Counter number, in this case 2. However, when using the register or bit defines in a program, the precise form must be used (i.e., TCNT2 for accessing Timer/Counter2 counter value and so on).

The definitions in Table 18-1 are also used extensively throughout the document.

Table 18-1. Definitions

воттом	The counter reaches the BOTTOM when it becomes zero (0x00).
MAX	The counter reaches its MAXimum when it becomes 0xFF (decimal 255).
TOP	The counter reaches the TOP when it becomes equal to the highest value in the count sequence. The TOP value can be assigned to be the fixed value 0xFF (MAX) or the value stored in the OCR2 Register. The assignment is dependent on the mode of operation.

# 18.3 Timer/Counter Clock Sources

The Timer/Counter can be clocked by an internal synchronous or an external asynchronous clock source. The clock source  $clk_{T2}$  is by default equal to the MCU clock,  $clk_{I/O}$ . When the AS2 bit in the ASSR Register is written to logic one, the clock source is taken from the Timer/Counter Oscillator connected to TOSC1 and TOSC2. For details on asynchronous operation, see "Asynchronous Operation of the Timer/Counter" on page 109. For details on clock sources and prescaler, see "Timer/Counter" and Timer/Counter1 Prescalers" on page 71.

# 18.4 Counter Unit


The main part of the 8-bit Timer/Counter is the programmable bi-directional counter unit. Figure 18-2 shows a block diagram of the counter and its surrounding environment.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



Figure 18-2. Counter Unit Block Diagram



Signal description (internal signals):

 count
 Increment or decrement TCNT2 by 1.

 direction
 Selects between increment and decrement.

clear TCNT2 (set all bits to zero).

**clk**<sub>T2</sub> Timer/Counter clock.

TOP Signalizes that TCNT2 has reached maximum value.

BOTTOM Signalizes that TCNT2 has reached minimum value (zero).

Depending on the mode of operation used, the counter is cleared, incremented, or decremented at each timer clock ( $clk_{T2}$ ).  $clk_{T2}$  can be generated from an external or internal clock source, selected by the clock select bits (CS22:0). When no clock source is selected (CS22:0 = 0) the timer is stopped. However, the TCNT2 value can be accessed by the CPU, regardless of whether  $clk_{T2}$  is present or not. A CPU write overrides (has priority over) all counter clear or count operations.

The counting sequence is determined by the setting of the WGM21 and WGM20 bits located in the Timer/Counter Control Register (TCCR2). There are close connections between how the counter behaves (counts) and how waveforms are generated on the Output Compare Output OC2. For more details about advanced counting sequences and waveform generation, see "Modes of Operation" on page 104.

The Timer/Counter Overflow (TOV2) Flag is set according to the mode of operation selected by the WGM21:0 bits. TOV2 can be used for generating a CPU interrupt.

# 18.5 Output Compare Unit


The 8-bit comparator continuously compares TCNT2 with the Output Compare Register (OCR2). Whenever TCNT2 equals OCR2, the comparator signals a match. A match will set the Output Compare Flag (OCF2) at the next timer clock cycle. If enabled (OCIE2 = 1), the Output Compare Flag generates an Output Compare interrupt. The OCF2 Flag is automatically cleared when the interrupt is executed. Alternatively, the OCF2 Flag can be cleared by software by writing a logical one to its I/O bit location. The waveform generator uses the match signal to generate an output according to operating mode set by the WGM21:0 bits and Compare Output mode (COM21:0) bits. The max and bottom signals are used by the waveform generator for handling the special cases of the extreme values in some modes of operation (see "Modes of Operation" on page 104).

Figure 18-3 shows a block diagram of the Output Compare unit.



ATmega8A [DATASHEET] 8159E-AVR-02/2013

Figure 18-3. Output Compare Unit, Block Diagram



The OCR2 Register is double buffered when using any of the Pulse Width Modulation (PWM) modes. For the normal and Clear Timer on Compare (CTC) modes of operation, the double buffering is disabled. The double buffering synchronizes the update of the OCR2 Compare Register to either top or bottom of the counting sequence. The synchronization prevents the occurrence of odd-length, non-symmetrical PWM pulses, thereby making the output glitch-free.

The OCR2 Register access may seem complex, but this is not case. When the double buffering is enabled, the CPU has access to the OCR2 Buffer Register, and if double buffering is disabled the CPU will access the OCR2 directly.

# 18.5.1 Force Output Compare

In non-PWM Waveform Generation modes, the match output of the comparator can be forced by writing a one to the Force Output Compare (FOC2) bit. Forcing Compare Match will not set the OCF2 Flag or reload/clear the timer, but the OC2 pin will be updated as if a real Compare Match had occurred (the COM21:0 bits settings define whether the OC2 pin is set, cleared or toggled).

# 18.5.2 Compare Match Blocking by TCNT2 Write

All CPU write operations to the TCNT2 Register will block any Compare Match that occurs in the next timer clock cycle, even when the timer is stopped. This feature allows OCR2 to be initialized to the same value as TCNT2 without triggering an interrupt when the Timer/Counter clock is enabled.

# 18.5.3 Using the Output Compare Unit

Since writing TCNT2 in any mode of operation will block all compare matches for one timer clock cycle, there are risks involved when changing TCNT2 when using the Output Compare channel, independently of whether the Timer/Counter is running or not. If the value written to TCNT2 equals the OCR2 value, the Compare Match will be





missed, resulting in incorrect waveform generation. Similarly, do not write the TCNT2 value equal to BOTTOM when the counter is downcounting.


The setup of the OC2 should be performed before setting the Data Direction Register for the port pin to output. The easiest way of setting the OC2 value is to use the Force Output Compare (FOC2) strobe bit in Normal mode. The OC2 Register keeps its value even when changing between waveform generation modes.

Be aware that the COM21:0 bits are not double buffered together with the compare value. Changing the COM21:0 bits will take effect immediately.

# 18.6 Compare Match Output Unit

The Compare Output mode (COM21:0) bits have two functions. The waveform generator uses the COM21:0 bits for defining the Output Compare (OC2) state at the next Compare Match. Also, the COM21:0 bits control the OC2 pin output source. Figure 18-4 shows a simplified schematic of the logic affected by the COM21:0 bit setting. The I/O Registers, I/O bits, and I/O pins in the figure are shown in bold. Only the parts of the general I/O Port Control Registers (DDR and PORT) that are affected by the COM21:0 bits are shown. When referring to the OC2 state, the reference is for the internal OC2 Register, not the OC2 pin.

Figure 18-4. Compare Match Output Unit, Schematic



The general I/O port function is overridden by the Output Compare (OC2) from the waveform generator if either of the COM21:0 bits are set. However, the OC2 pin direction (input or output) is still controlled by the Data Direction Register (DDR) for the port pin. The Data Direction Register bit for the OC2 pin (DDR\_OC2) must be set as output before the OC2 value is visible on the pin. The port override function is independent of the Waveform Generation mode.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



The design of the Output Compare Pin logic allows initialization of the OC2 state before the output is enabled. Note that some COM21:0 bit settings are reserved for certain modes of operation. See "Register Description" on page 112.

#### 18.6.1 Compare Output Mode and Waveform Generation

The Waveform Generator uses the COM21:0 bits differently in normal, CTC, and PWM modes. For all modes, setting the COM21:0 = 0 tells the waveform generator that no action on the OC2 Register is to be performed on the next Compare Match. For compare output actions in the non-PWM modes refer to Table 18-3 on page 112. For fast PWM mode, refer to Table 18-4 on page 113, and for phase correct PWM refer to Table 18-5 on page 113.

A change of the COM21:0 bits state will have effect at the first Compare Match after the bits are written. For non-PWM modes, the action can be forced to have immediate effect by using the FOC2 strobe bits.

### 18.7 Modes of Operation

The mode of operation (i.e., the behavior of the Timer/Counter and the Output Compare pins) is defined by the combination of the Waveform Generation mode (WGM21:0) and Compare Output mode (COM21:0) bits. The Compare Output mode bits do not affect the counting sequence, while the Waveform Generation mode bits do. The COM21:0 bits control whether the PWM output generated should be inverted or not (inverted or non-inverted PWM). For non-PWM modes the COM21:0 bits control whether the output should be set, cleared, or toggled at a Compare Match (see "Compare Match Output Unit" on page 103).

For detailed timing information refer to "Timer/Counter Timing Diagrams" on page 108.

#### 18.7.1 Normal Mode

The simplest mode of operation is the Normal mode (WGM21:0 = 0). In this mode the counting direction is always up (incrementing), and no counter clear is performed. The counter simply overruns when it passes its maximum 8-bit value (TOP = 0xFF) and then restarts from the bottom (0x00). In normal operation the Timer/Counter Overflow Flag (TOV2) will be set in the same timer clock cycle as the TCNT2 becomes zero. The TOV2 Flag in this case behaves like a ninth bit, except that it is only set, not cleared. However, combined with the timer overflow interrupt that automatically clears the TOV2 Flag, the timer resolution can be increased by software. There are no special cases to consider in the Normal mode, a new counter value can be written anytime.

The Output Compare unit can be used to generate interrupts at some given time. Using the Output Compare to generate waveforms in Normal mode is not recommended, since this will occupy too much of the CPU time.

# 18.7.2 Clear Timer on Compare Match (CTC) Mode


In Clear Timer on Compare or CTC mode (WGM21:0 = 2), the OCR2 Register is used to manipulate the counter resolution. In CTC mode the counter is cleared to zero when the counter value (TCNT2) matches the OCR2. The OCR2 defines the top value for the counter, hence also its resolution. This mode allows greater control of the Compare Match output frequency. It also simplifies the operation of counting external events.

The timing diagram for the CTC mode is shown in Figure 18-5. The counter value (TCNT2) increases until a Compare Match occurs between TCNT2 and OCR2, and then counter (TCNT2) is cleared.



ATmega8A [DATASHEET]
8159E-AVR-02/2013

Figure 18-5. CTC Mode, Timing Diagram



An interrupt can be generated each time the counter value reaches the TOP value by using the OCF2 Flag. If the interrupt is enabled, the interrupt handler routine can be used for updating the TOP value. However, changing the TOP to a value close to BOTTOM when the counter is running with none or a low prescaler value must be done with care since the CTC mode does not have the double buffering feature. If the new value written to OCR2 is lower than the current value of TCNT2, the counter will miss the Compare Match. The counter will then have to count to its maximum value (0xFF) and wrap around starting at 0x00 before the Compare Match can occur.

For generating a waveform output in CTC mode, the OC2 output can be set to toggle its logical level on each Compare Match by setting the Compare Output mode bits to toggle mode (COM21:0 = 1). The OC2 value will not be visible on the port pin unless the data direction for the pin is set to output. The waveform generated will have a maximum frequency of  $f_{\rm OC2} = f_{\rm clk\_VO}/2$  when OCR2 is set to zero (0x00). The waveform frequency is defined by the following equation:

$$f_{OCn} = \frac{f_{\text{clk\_I/O}}}{2 \cdot N \cdot (1 + OCRn)}$$

The N variable represents the prescaler factor (1, 8, 32, 64, 128, 256, or 1024).

As for the Normal mode of operation, the TOV2 Flag is set in the same timer clock cycle that the counter counts from MAX to 0x00.

### 18.7.3 Fast PWM Mode


The fast Pulse Width Modulation or fast PWM mode (WGM21:0 = 3) provides a high frequency PWM waveform generation option. The fast PWM differs from the other PWM option by its single-slope operation. The counter counts from BOTTOM to MAX then restarts from BOTTOM. In non-inverting Compare Output mode, the Output Compare (OC2) is cleared on the Compare Match between TCNT2 and OCR2, and set at BOTTOM. In inverting Compare Output mode, the output is set on Compare Match and cleared at BOTTOM. Due to the single-slope operation, the operating frequency of the fast PWM mode can be twice as high as the phase correct PWM mode that uses dual-slope operation. This high frequency makes the fast PWM mode well suited for power regulation, rectification, and DAC applications. High frequency allows physically small sized external components (coils, capacitors), and therefore reduces total system cost.

In fast PWM mode, the counter is incremented until the counter value matches the MAX value. The counter is then cleared at the following timer clock cycle. The timing diagram for the fast PWM mode is shown in Figure 18-6. The TCNT2 value is in the timing diagram shown as a histogram for illustrating the single-slope operation. The diagram includes non-inverted and inverted PWM outputs. The small horizontal line marks on the TCNT2 slopes represent compare matches between OCR2 and TCNT2.



ATmega8A [DATASHEET] 8159E-AVR-02/2013

Figure 18-6. Fast PWM Mode, Timing Diagram



The Timer/Counter Overflow Flag (TOV2) is set each time the counter reaches MAX. If the interrupt is enabled, the interrupt handler routine can be used for updating the compare value.

In fast PWM mode, the compare unit allows generation of PWM waveforms on the OC2 pin. Setting the COM21:0 bits to 2 will produce a non-inverted PWM and an inverted PWM output can be generated by setting the COM21:0 to 3 (see Table 18-4 on page 113). The actual OC2 value will only be visible on the port pin if the data direction for the port pin is set as output. The PWM waveform is generated by setting (or clearing) the OC2 Register at the Compare Match between OCR2 and TCNT2, and clearing (or setting) the OC2 Register at the timer clock cycle the counter is cleared (changes from MAX to BOTTOM).

The PWM frequency for the output can be calculated by the following equation:

$$f_{OCnPWM} = \frac{f_{\text{clk\_I/O}}}{N \cdot 256}$$

The N variable represents the prescaler factor (1, 8, 32, 64, 128, 256, or 1024).

The extreme values for the OCR2 Register represent special cases when generating a PWM waveform output in the fast PWM mode. If the OCR2 is set equal to BOTTOM, the output will be a narrow spike for each MAX+1 timer clock cycle. Setting the OCR2 equal to MAX will result in a constantly high or low output (depending on the polarity of the output set by the COM21:0 bits.)

A frequency (with 50% duty cycle) waveform output in fast PWM mode can be achieved by setting OC2 to toggle its logical level on each Compare Match (COM21:0 = 1). The waveform generated will have a maximum frequency of  $f_{\infty 2} = f_{\text{clk},1/0}/2$  when OCR2 is set to zero. This feature is similar to the OC2 toggle in CTC mode, except the double buffer feature of the Output Compare unit is enabled in the fast PWM mode.

#### 18.7.4 Phase Correct PWM Mode

The phase correct PWM mode (WGM21:0 = 1) provides a high resolution phase correct PWM waveform generation option. The phase correct PWM mode is based on a dual-slope operation. The counter counts repeatedly from BOTTOM to MAX and then from MAX to BOTTOM. In non-inverting Compare Output mode, the Output Compare (OC2) is cleared on the Compare Match between TCNT2 and OCR2 while upcounting, and set on the Compare Match while downcounting. In inverting Output Compare mode, the operation is inverted. The dual-slope operation




ATmega8A [DATASHEET] 8159E-AVR-02/2013



has lower maximum operation frequency than single slope operation. However, due to the symmetric feature of the dual-slope PWM modes, these modes are preferred for motor control applications.

The PWM resolution for the phase correct PWM mode is fixed to eight bits. In phase correct PWM mode the counter is incremented until the counter value matches MAX. When the counter reaches MAX, it changes the count direction. The TCNT2 value will be equal to MAX for one timer clock cycle. The timing diagram for the phase correct PWM mode is shown on Figure 18-7. The TCNT2 value is in the timing diagram shown as a histogram for illustrating the dual-slope operation. The diagram includes non-inverted and inverted PWM outputs. The small horizontal line marks on the TCNT2 slopes represent compare matches between OCR2 and TCNT2.

Figure 18-7. Phase Correct PWM Mode, Timing Diagram



The Timer/Counter Overflow Flag (TOV2) is set each time the counter reaches BOTTOM. The Interrupt Flag can be used to generate an interrupt each time the counter reaches the BOTTOM value.

In phase correct PWM mode, the compare unit allows generation of PWM waveforms on the OC2 pin. Setting the COM21:0 bits to 2 will produce a non-inverted PWM. An inverted PWM output can be generated by setting the COM21:0 to 3 (see Table 18-5 on page 113). The actual OC2 value will only be visible on the port pin if the data direction for the port pin is set as output. The PWM waveform is generated by clearing (or setting) the OC2 Register at the Compare Match between OCR2 and TCNT2 when the counter increments, and setting (or clearing) the OC2 Register at Compare Match between OCR2 and TCNT2 when the counter decrements. The PWM frequency for the output when using phase correct PWM can be calculated by the following equation:

$$f_{OCnPCPWM} = \frac{f_{\text{clk\_I/O}}}{N \cdot 510}$$

The N variable represents the prescaler factor (1, 8, 32, 64, 128, 256, or 1024).

The extreme values for the OCR2 Register represent special cases when generating a PWM waveform output in the phase correct PWM mode. If the OCR2 is set equal to BOTTOM, the output will be continuously low and if set equal to MAX the output will be continuously high for non-inverted PWM mode. For inverted PWM the output will have the opposite logic values.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



At the very start of period 2 in Figure 18-7 OCn has a transition from high to low even though there is no Compare Match. The point of this transition is to guarantee symmetry around BOTTOM. There are two cases that give a transition without Compare Match:

- OCR2A changes its value from MAX, like in Figure 18-7. When the OCR2A value is MAX the OCn pin value is
  the same as the result of a down-counting Compare Match. To ensure symmetry around BOTTOM the OCn
  value at MAX must correspond to the result of an up-counting Compare Match.
- The timer starts counting from a value higher than the one in OCR2A, and for that reason misses the Compare
  Match and hence the OCn change that would have happened on the way up.

# 18.8 Timer/Counter Timing Diagrams

The following figures show the Timer/Counter in Synchronous mode, and the timer clock ( $clk_{12}$ ) is therefore shown as a clock enable signal. In Asynchronous mode,  $clk_{10}$  should be replaced by the Timer/Counter Oscillator clock. The figures include information on when Interrupt Flags are set. Figure 18-8 contains timing data for basic Timer/Counter operation. The figure shows the count sequence close to the MAX value in all modes other than phase correct PWM mode.

Figure 18-8. Timer/Counter Timing Diagram, no Prescaling




Figure 18-9 shows the same timing data, but with the prescaler enabled.

Figure 18-9. Timer/Counter Timing Diagram, with Prescaler ( $f_{clk\_l/C}/8$ )




Figure 18-10 shows the setting of OCF2 in all modes except CTC mode.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



Figure 18-10. Timer/Counter Timing Diagram, Setting of OCF2, with Prescaler ( $f_{clk\_I/O}/8$ )





Figure 18-11 shows the setting of OCF2 and the clearing of TCNT2 in CTC mode.

 $\textbf{Figure 18-11.} \ \, \textbf{Timer/Counter Timing Diagram, Clear Timer on Compare Match Mode, with Prescaler (f_{clk\_I/O}/8)}$ 



# 18.9 Asynchronous Operation of the Timer/Counter

# 18.9.1 Asynchronous Operation of Timer/Counter2

When Timer/Counter2 operates asynchronously, some considerations must be taken.

- Warning: When switching between asynchronous and synchronous clocking of Timer/Counter2, the Timer Registers TCNT2, OCR2, and TCCR2 might be corrupted. A safe procedure for switching clock source is:
- 1. Disable the Timer/Counter2 interrupts by clearing OCIE2 and TOIE2.
- 2. Select clock source by setting AS2 as appropriate.
- 3. Write new values to TCNT2, OCR2, and TCCR2.
- 4. To switch to asynchronous operation: Wait for TCN2UB, OCR2UB, and TCR2UB.
- 5. Clear the Timer/Counter2 Interrupt Flags.
- 6. Enable interrupts, if needed.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



- The Oscillator is optimized for use with a 32.768 kHz watch crystal. Applying an external clock to the TOSC1 pin
  may result in incorrect Timer/Counter2 operation. The CPU main clock frequency must be more than four times
  the Oscillator frequency.
- When writing to one of the registers TCNT2, OCR2, or TCCR2, the value is transferred to a temporary register, and latched after two positive edges on TOSC1. The user should not write a new value before the contents of the temporary register have been transferred to its destination. Each of the three mentioned registers have their individual temporary register, which means that e.g. writing to TCNT2 does not disturb an OCR2 write in progress. To detect that a transfer to the destination register has taken place, the Asynchronous Status Register ASSR has been implemented.
- When entering Power-save mode after having written to TCNT2, OCR2, or TCCR2, the user must wait until the
  written register has been updated if Timer/Counter2 is used to wake up the device. Otherwise, the MCU will
  enter sleep mode before the changes are effective. This is particularly important if the Output Compare2
  interrupt is used to wake up the device, since the Output Compare function is disabled during writing to OCR2
  or TCNT2. If the write cycle is not finished, and the MCU enters sleep mode before the OCR2UB bit returns to
  zero, the device will never receive a Compare Match interrupt, and the MCU will not wake up.
- If Timer/Counter2 is used to wake the device up from Power-save mode, precautions must be taken if the user
  wants to re-enter one of these modes: The interrupt logic needs one TOSC1 cycle to be reset. If the time
  between wake-up and re-entering sleep mode is less than one TOSC1 cycle, the interrupt will not occur, and the
  device will fail to wake up. If the user is in doubt whether the time before re-entering Power-save or Extended
  Standby mode is sufficient, the following algorithm can be used to ensure that one TOSC1 cycle has elapsed:
- 1. Write a value to TCCR2, TCNT2, or OCR2.
- 2. Wait until the corresponding Update Busy Flag in ASSR returns to zero.
- 3. Enter Power-save or Extended Standby mode.
- When the asynchronous operation is selected, the 32.768kHz Oscillator for Timer/Counter2 is always running, except in Power-down and Standby modes. After a Power-up Reset or Wake-up from Power-down or Standby mode, the user should be aware of the fact that this Oscillator might take as long as one second to stabilize. The user is advised to wait for at least one second before using Timer/Counter2 after Power-up or Wake-up from Power-down or Standby mode. The contents of all Timer/Counter2 Registers must be considered lost after a wake-up from Power-down or Standby mode due to unstable clock signal upon start-up, no matter whether the Oscillator is in use or a clock signal is applied to the TOSC1 pin.
- Description of wake up from Power-save or Extended Standby mode when the timer is clocked asynchronously:
   When the interrupt condition is met, the wake up process is started on the following cycle of the timer clock, that is, the timer is always advanced by at least one before the processor can read the counter value. After wake-up, the MCU is halted for four cycles, it executes the interrupt routine, and resumes execution from the instruction following SLEEP.
- Reading of the TCNT2 Register shortly after wake-up from Power-save may give an incorrect result. Since TCNT2 is clocked on the asynchronous TOSC clock, reading TCNT2 must be done through a register synchronized to the internal I/O clock domain. Synchronization takes place for every rising TOSC1 edge. When waking up from Power-save mode, and the I/O clock (clk<sub>I/O</sub>) again becomes active, TCNT2 will read as the previous value (before entering sleep) until the next rising TOSC1 edge. The phase of the TOSC clock after waking up from Power-save mode is essentially unpredictable, as it depends on the wake-up time. The recommended procedure for reading TCNT2 is thus as follows:
- 1. Write any value to either of the registers OCR2 or TCCR2.
- 2. Wait for the corresponding Update Busy Flag to be cleared.
- 3. Read TCNT2.
- During asynchronous operation, the synchronization of the Interrupt Flags for the asynchronous timer takes
  three processor cycles plus one timer cycle. The timer is therefore advanced by at least one before the




ATmega8A [DATASHEET] 8159E-AVR-02/2013



processor can read the timer value causing the setting of the Interrupt Flag. The Output Compare Pin is changed on the timer clock and is not synchronized to the processor clock.

## 18.10 Timer/Counter Prescaler

Figure 18-12. Prescaler for Timer/Counter2



The clock source for Timer/Counter2 is named  $clk_{T2S}$ ,  $clk_{T2S}$  is by default connected to the main system I/O clock  $clk_{I/O}$ . By setting the AS2 bit in ASSR, Timer/Counter2 is asynchronously clocked from the TOSC1 pin. This enables use of Timer/Counter2 as a Real Time Counter (RTC). When AS2 is set, pins TOSC1 and TOSC2 are disconnected from Port B. A crystal can then be connected between the TOSC1 and TOSC2 pins to serve as an independent clock source for Timer/Counter2. The Oscillator is optimized for use with a 32.768kHz crystal. Applying an external clock source to TOSC1 is not recommended.

For Timer/Counter2, the possible prescaled selections are:  $clk_{T2S}/8$ ,  $clk_{T2S}/32$ ,  $clk_{T2S}/64$ ,  $clk_{T2S}/128$ ,  $clk_{T2S}/256$ , and  $clk_{T2S}/1024$ . Additionally,  $clk_{T2S}$  as well as 0 (stop) may be selected. Setting the PSR2 bit in SFIOR resets the prescaler. This allows the user to operate with a predictable prescaler.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



# 18.11 Register Description

## 18.11.1 TCCR2 - Timer/Counter Control Register

Bit	7	6	5	4	3	2	1	0	
	FOC2	WGM20	COM21	COM20	WGM21	CS22	CS21	CS20	TCCR2
Read/Write	W	R/W	R/W	R/W	R/W	R/W	RM	R/W	•
Initial Value	0	0	0	0	0	0	0	0	

## • Bit 7 - FOC2: Force Output Compare

The FOC2 bit is only active when the WGM bits specify a non-PWM mode. However, for ensuring compatibility with future devices, this bit must be set to zero when TCCR2 is written when operating in PWM mode. When writing a logical one to the FOC2 bit, an immediate Compare Match is forced on the waveform generation unit. The OC2 output is changed according to its COM21:0 bits setting. Note that the FOC2 bit is implemented as a strobe. Therefore it is the value present in the COM21:0 bits that determines the effect of the forced compare.

A FOC2 strobe will not generate any interrupt, nor will it clear the timer in CTC mode using OCR2 as TOP.

The FOC2 bit is always read as zero.

#### • Bit 6,3 - WGM21:0: Waveform Generation Mode

These bits control the counting sequence of the counter, the source for the maximum (TOP) counter value, and what type of waveform generation to be used. Modes of operation supported by the Timer/Counter unit are: Normal mode, Clear Timer on Compare Match (CTC) mode, and two types of Pulse Width Modulation (PWM) modes. See Table 18-2 and "Modes of Operation" on page 104.

Table 18-2. Waveform Generation Mode Bit Description

Mode	WGM21 (CTC2)	WGM20 (PWM2)	Timer/Counter Mode of Operation <sup>(1)</sup>	ТОР	Update of OCR2	TOV2 Flag Set
0	0	0	Normal	0xFF	Immediate	MAX
1	0	1	PWM, Phase Correct	0xFF	TOP	воттом
2	1	0	стс	OCR2	Immediate	MAX
3	1	1	Fast PWM	0xFF	воттом	MAX

Note: 1. The CTC2 and PWM2 bit definition names are now obsolete. Use the WGM21:0 definitions. However, the functionality and location of these bits are compatible with previous versions of the timer.

#### • Bit 5:4 - COM21:0: Compare Match Output Mode

These bits control the Output Compare Pin (OC2) behavior. If one or both of the COM21:0 bits are set, the OC2 output overrides the normal port functionality of the I/O pin it is connected to. However, note that the Data Direction Register (DDR) bit corresponding to OC2 pin must be set in order to enable the output driver.

When OC2 is connected to the pin, the function of the COM21:0 bits depends on the WGM21:0 bit setting. Table 18-3 shows the COM21:0 bit functionality when the WGM21:0 bits are set to a normal or CTC mode (non-PWM).

Table 18-3. Compare Output Mode, Non-PWM Mode

COM21	COM20	Description	
0	0	Normal port operation, OC2 disconnected.	
0	1	Toggle OC2 on Compare Match	
1	0	Clear OC2 on Compare Match	
1	1	Set OC2 on Compare Match	



ATmega8A [DATASHEET] 8159E-AVR-02/2013



Table 18-4 shows the COM21:0 bit functionality when the WGM21:0 bits are set to fast PWM mode.

Table 18-4. Compare Output Mode, Fast PWM Mode(1)

COM21	COM20	Description	
0	0	Normal port operation, OC2 disconnected.	
0	1	Reserved	
1	0	Clear OC2 on Compare Match, set OC2 at BOTTOM, (non-inverting mode)	
1	1	Set OC2 on Compare Match, clear OC2 at BOTTOM, (inverting mode)	

Note: 1. A special case occurs when OCR2 equals TOP and COM21 is set. In this case, the Compare Match is ignored, but the set or clear is done at BOTTOM. See "Fast PWM Mode" on page 105 for more details.

Table 18-5 shows the COM21:0 bit functionality when the WGM21:0 bits are set to phase correct PWM mode.

Table 18-5. Compare Output Mode, Phase Correct PWM Mode<sup>(1)</sup>

COM21	COM20	Description
0	0	Normal port operation, OC2 disconnected.
0	1	Reserved
1	0	Clear OC2 on Compare Match when up-counting. Set OC2 on Compare Match when downcounting.
1	1	Set OC2 on Compare Match when up-counting. Clear OC2 on Compare Match when downcounting.

Note: 1. A special case occurs when OCR2 equals TOP and COM21 is set. In this case, the Compare Match is ignored, but the set or clear is done at TOP. See "Phase Correct PWM Mode" on page 106 for more details.


## Bit 2:0 – CS22:0: Clock Select

The three clock select bits select the clock source to be used by the Timer/Counter, see Table 18-6.

Table 18-6. Clock Select Bit Description

CS22	CS21	CS20	Description	
0	0	0	No clock source (Timer/Counter stopped).	
0	0	1	clk <sub>T2S</sub> /(No prescaling)	
0	1	0	clk <sub>T2S</sub> /8 (From prescaler)	
0	1	1	clk <sub>T2S</sub> /32 (From prescaler)	
1	0	0	clk <sub>T2S</sub> /64 (From prescaler)	
1	0	1	clk <sub>T2S</sub> /128 (From prescaler)	
1	1	0	clk <sub>T2S</sub> /256 (From prescaler)	
1	1	1	clk <sub>T2S</sub> /1024 (From prescaler)	

# 18.11.2 TCNT2 - Timer/Counter Register






ATmega8A [DATASHEET] 8159E-AVR-02/2013



The Timer/Counter Register gives direct access, both for read and write operations, to the Timer/Counter unit 8-bit counter. Writing to the TCNT2 Register blocks (removes) the Compare Match on the following timer clock. Modifying the counter (TCNT2) while the counter is running, introduces a risk of missing a Compare Match between TCNT2 and the OCR2 Register.

# 18.11.3 OCR2 - Output Compare Register



The Output Compare Register contains an 8-bit value that is continuously compared with the counter value (TCNT2). A match can be used to generate an Output Compare interrupt, or to generate a waveform output on the OC2 pin.

## 18.11.4 ASSR - Asynchronous Status Register

Bit	7	6	5	4	3	2	1	0	
- 1	-	-	-	-	AS2	TCN2UB	OCR2UB	TCR2UB	ASSR
Read/Write	R	R	R	R	RAV	R	R	R	
Initial Value	0	0	0	0	0	0	0	0	

# • Bit 3 - AS2: Asynchronous Timer/Counter2

When AS2 is written to zero, Timer/Counter 2 is clocked from the I/O clock, clk<sub>I/O</sub>. When AS2 is written to one, Timer/Counter 2 is clocked from a crystal Oscillator connected to the Timer Oscillator 1 (TOSC1) pin. When the value of AS2 is changed, the contents of TCNT2, OCR2, and TCCR2 might be corrupted.

#### Bit 2 – TCN2UB: Timer/Counter2 Update Busy

When Timer/Counter2 operates asynchronously and TCNT2 is written, this bit becomes set. When TCNT2 has been updated from the temporary storage register, this bit is cleared by hardware. A logical zero in this bit indicates that TCNT2 is ready to be updated with a new value.

## • Bit 1 - OCR2UB: Output Compare Register2 Update Busy

When Timer/Counter2 operates asynchronously and OCR2 is written, this bit becomes set. When OCR2 has been updated from the temporary storage register, this bit is cleared by hardware. A logical zero in this bit indicates that OCR2 is ready to be updated with a new value.

#### • Bit 0 - TCR2UB: Timer/Counter Control Register2 Update Busy

When Timer/Counter2 operates asynchronously and TCCR2 is written, this bit becomes set. When TCCR2 has been updated from the temporary storage register, this bit is cleared by hardware. A logical zero in this bit indicates that TCCR2 is ready to be updated with a new value.

If a write is performed to any of the three Timer/Counter2 Registers while its update busy flag is set, the updated value might get corrupted and cause an unintentional interrupt to occur.

The mechanisms for reading TCNT2, OCR2, and TCCR2 are different. When reading TCNT2, the actual timer value is read. When reading OCR2 or TCCR2, the value in the temporary storage register is read.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



## 18.11.5 TIMSK - Timer/Counter Interrupt Mask Register

Bit	7	6	5	4	3	2	1	0	
	OCIE2	TOIE2	TICIE1	OCIE1A	OCIE1B	TOIE1	-	TOIE0	TIMSK
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R	R/W	K.
Initial Value	n	0	0	0	0	0	0	0	

## • Bit 7 - OCIE2: Timer/Counter2 Output Compare Match Interrupt Enable

When the OCIE2 bit is written to one and the I-bit in the Status Register is set (one), the Timer/Counter2 Compare Match interrupt is enabled. The corresponding interrupt is executed if a Compare Match in Timer/Counter2 occurs (i.e., when the OCF2 bit is set in the Timer/Counter Interrupt Flag Register – TIFR).

#### • Bit 6 - TOIE2: Timer/Counter2 Overflow Interrupt Enable

When the TOIE2 bit is written to one and the I-bit in the Status Register is set (one), the Timer/Counter2 Overflow interrupt is enabled. The corresponding interrupt is executed if an overflow in Timer/Counter2 occurs (i.e., when the TOV2 bit is set in the Timer/Counter Interrupt Flag Register – TIFR).

#### 18.11.6 TIFR - Timer/Counter Interrupt Flag Register

Bit	7	6	5	4	3	2	1	0	
	OCF2	TOV2	ICF1	OCF1A	OCF1B	TOV1	-	TOV0	TIFR
Read/Write	RW	R/W	R/W	R/W	RW	R/W	R	R/W	2
Initial Value	0	0	0	0	0	0	0	0	


## • Bit 7 - OCF2: Output Compare Flag 2

The OCF2 bit is set (one) when a Compare Match occurs between the Timer/Counter2 and the data in OCR2 — Output Compare Register2. OCF2 is cleared by hardware when executing the corresponding interrupt Handling Vector. Alternatively, OCF2 is cleared by writing a logic one to the flag. When the I-bit in SREG, OCIE2 (Timer/Counter2 Compare Match Interrupt Enable), and OCF2 are set (one), the Timer/Counter2 Compare Match Interrupt is executed.

## · Bit 6 - TOV2: Timer/Counter2 Overflow Flag

The TOV2 bit is set (one) when an overflow occurs in Timer/Counter2. TOV2 is cleared by hardware when executing the corresponding interrupt Handling Vector. Alternatively, TOV2 is cleared by writing a logic one to the flag. When the SREG I-bit, TOIE2 (Timer/Counter2 Overflow Interrupt Enable), and TOV2 are set (one), the Timer/Counter2 Overflow interrupt is executed. In PWM mode, this bit is set when Timer/Counter2 changes counting direction at 0x00.

#### 18.11.7 SFIOR - Special Function IO Register



## • Bit 1 - PSR2: Prescaler Reset Timer/Counter2

When this bit is written to one, the Timer/Counter2 prescaler will be reset. The bit will be cleared by hardware after the operation is performed. Writing a zero to this bit will have no effect. This bit will always be read as zero if Timer/Counter2 is clocked by the internal CPU clock. If this bit is written when Timer/Counter2 is operating in Asynchronous mode, the bit will remain one until the prescaler has been reset.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



# 19. Serial Peripheral Interface - SPI


## 19.1 Features

- · Full-duplex, Three-wire Synchronous Data Transfer
- . Master or Slave Operation
- . LSB First or MSB First Data Transfer
- · Seven Programmable Bit Rates
- . End of Transmission Interrupt Flag
- . Write Collision Flag Protection
- . Wake-up from Idle Mode
- Double Speed (CK/2) Master SPI Mode

## 19.2 Overview

The Serial Peripheral Interface (SPI) allows high-speed synchronous data transfer between the ATmega8A and peripheral devices or between several AVR devices.

Figure 19-1. SPI Block Diagram<sup>(1)</sup>



Note: 1. Refer to "Pin Configurations" on page 2, and Table 13-2 on page 56 for SPI pin placement.

The interconnection between Master and Slave CPUs with SPI is shown in Figure 19-2. The system consists of two Shift Registers, and a Master clock generator. The SPI Master initiates the communication cycle when pulling low



ATmega8A [DATASHEET] 8159E-AVR-02/2013




the Slave Select  $\overline{SS}$  pin of the desired Slave. Master and Slave prepare the data to be sent in their respective Shift Registers, and the Master generates the required clock pulses on the SCK line to interchange data. Data is always shifted from Master to Slave on the Master Out – Slave In, MOSI, line, and from Slave to Master on the Master In – Slave Out, MISO, line. After each data packet, the Master will synchronize the Slave by pulling high the Slave Select,  $\overline{SS}$ , line.

When configured as a Master, the SPI interface has no automatic control of the  $\overline{SS}$  line. This must be handled by user software before communication can start. When this is done, writing a byte to the SPI Data Register starts the SPI clock generator, and the hardware shifts the eight bits into the Slave. After shifting one byte, the SPI clock generator stops, setting the end of Transmission Flag (SPIF). If the SPI interrupt enable bit (SPIE) in the SPCR Register is set, an interrupt is requested. The Master may continue to shift the next byte by writing it into SPDR, or signal the end of packet by pulling high the Slave Select,  $\overline{SS}$  line. The last incoming byte will be kept in the Buffer Register for later use.

When configured as a Slave, the SPI interface will remain sleeping with MISO tri-stated as long as the  $\overline{SS}$  pin is driven high. In this state, software may update the contents of the SPI Data Register, SPDR, but the data will not be shifted out by incoming clock pulses on the SCK pin until the  $\overline{SS}$  pin is driven low. As one byte has been completely shifted, the end of Transmission Flag, SPIF is set. If the SPI interrupt enable bit, SPIE, in the SPCR Register is set, an interrupt is requested. The Slave may continue to place new data to be sent into SPDR before reading the incoming data. The last incoming byte will be kept in the Buffer Register for later use.

Figure 19-2. SPI Master-Slave Interconnection



The system is single buffered in the transmit direction and double buffered in the receive direction. This means that bytes to be transmitted cannot be written to the SPI Data Register before the entire shift cycle is completed. When receiving data, however, a received character must be read from the SPI Data Register before the next character has been completely shifted in. Otherwise, the first byte is lost.

In SPI Slave mode, the control logic will sample the incoming signal of the SCK pin. To ensure correct sampling of the clock signal, the minimum low and high periods should be:

Low period: longer than 2 CPU clock cycles

High period: longer than 2 CPU clock cycles.

When the SPI is enabled, the data direction of the MOSI, MISO, SCK, and  $\overline{SS}$  pins is overridden according to Table 19-1. For more details on automatic port overrides, refer to "Alternate Port Functions" on page 54.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



Table 19-1. SPI Pin Overrides(1)

Pin	Direction, Master SPI	Direction, Slave SPI
MOSI	User Defined	Input
MISO	Input	User Defined
SCK	User Defined	Input
SS	User Defined	Input

Note: 1. See "Port B Pins Alternate Functions" on page 56 for a detailed description of how to define the direction of the user defined SPI pins.

The following code examples show how to initialize the SPI as a Master and how to perform a simple transmission. DDR\_SPI in the examples must be replaced by the actual Data Direction Register controlling the SPI pins. DD\_MOSI, DD\_MISO and DD\_SCK must be replaced by the actual data direction bits for these pins. E.g. if MOSI is placed on pin PB5, replace DD\_MOSI with DDB5 and DDR\_SPI with DDRB.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



```
Assembly Code Example(1)
   SPI_MasterInit:
    ; Set MOSI and SCK output, all others input
    ldi r17,(1<<DD_MOSI)|(1<<DD_SCK)
    out DDR_SPI,r17
    ; Enable SPI, Master, set clock rate fck/16
    ldi r17, (1<<SPE) | (1<<MSTR) | (1<<SPR0)
    out SPCR, r17
    ret
   SPI_MasterTransmit:
    ; Start transmission of data (r16)
    out SPDR.r16
   Wait_Transmit:
    ; Wait for transmission complete
    sbis SPSR, SPIF
    rjmp Wait_Transmit
    ret
C Code Example(1)
   void SPI_MasterInit(void)
    /* Set MOSI and SCK output, all others input */
    DDR_SPI = (1<<DD_MOSI) | (1<<DD_SCK);
    /\star Enable SPI, Master, set clock rate fck/16 \star/
    SPCR = (1<<SPE) | (1<<MSTR) | (1<<SPR0);
   void SPI_MasterTransmit(char cData)
    /* Start transmission */
    SPDR = cData;
    /* Wait for transmission complete */
    while(!(SPSR & (1<<SPIF)))
```

Note: 1. See "About Code Examples" on page 6.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



The following code examples show how to initialize the SPI as a Slave and how to perform a simple reception.

```
Assembly Code Example(1)
   SPI SlaveInit:
    ; Set MISO output, all others input
    ldi r17,(1<<DD_MISO)
    out DDR_SPI,r17
     ; Enable SPI
    ldi r17, (1<<SPE)
    out SPCR, r17
    ret
   SPI_SlaveReceive:
     ; Wait for reception complete
    sbis SPSR, SPIF
    rjmp SPI_SlaveReceive
     ; Read received data and return
    in r16,SPDR
     ret
C Code Example(1)
   void SPI_SlaveInit(void)
     /* Set MISO output, all others input */
    DDR_SPI = (1<<DD_MISO);
    /* Enable SPI */
    SPCR = (1 << SPE);
   char SPI_SlaveReceive(void)
     /* Wait for reception complete */
     while(!(SPSR & (1<<SPIF)))</pre>
     /* Return data register */
     return SPDR;
```

Note: 1. See "About Code Examples" on page 6.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



# 19.3 SS Pin Functionality

#### 19.3.1 Slave Mode

When the SPI is configured as a Slave, the Slave Select  $\overline{(SS)}$  pin is always input. When  $\overline{SS}$  is held low, the SPI is activated, and MISO becomes an output if configured so by the user. All other pins are inputs. When  $\overline{SS}$  is driven high, all pins are inputs except MISO which can be user configured as an output, and the SPI is passive, which means that it will not receive incoming data. Note that the SPI logic will be reset once the  $\overline{SS}$  pin is driven high.

The  $\overline{SS}$  pin is useful for packet/byte synchronization to keep the Slave bit counter synchronous with the master clock generator. When the  $\overline{SS}$  pin is driven high, the SPI Slave will immediately reset the send and receive logic, and drop any partially received data in the Shift Register.

#### 19.3.2 Master Mode

When the SPI is configured as a Master (MSTR in SPCR is set), the user can determine the direction of the SS pin.

If  $\overline{SS}$  is configured as an output, the pin is a general output pin which does not affect the SPI system. Typically, the pin will be driving the  $\overline{SS}$  pin of the SPI Slave.

If  $\overline{SS}$  is configured as an input, it must be held high to ensure Master SPI operation. If the  $\overline{SS}$  pin is driven low by peripheral circuitry when the SPI is configured as a Master with the  $\overline{SS}$  pin defined as an input, the SPI system interprets this as another Master selecting the SPI as a Slave and starting to send data to it. To avoid bus contention, the SPI system takes the following actions:

- The MSTR bit in SPCR is cleared and the SPI system becomes a Slave. As a result of the SPI becoming a Slave, the MOSI and SCK pins become inputs.
- The SPIF Flag in SPSR is set, and if the SPI interrupt is enabled, and the I-bit in SREG is set, the interrupt routine will be executed.

Thus, when interrupt-driven SPI transmission is used in Master mode, and there exists a possibility that  $\overline{SS}$  is driven low, the interrupt should always check that the MSTR bit is still set. If the MSTR bit has been cleared by a Slave Select, it must be set by the user to re-enable SPI Master mode.

#### 19.4 Data Modes

There are four combinations of SCK phase and polarity with respect to serial data, which are determined by control bits CPHA and CPOL. The SPI data transfer formats are shown in Figure 19-3 and Figure 19-4. Data bits are shifted out and latched in on opposite edges of the SCK signal, ensuring sufficient time for data signals to stabilize. This is clearly seen by summarizing Table 19-2 and Table 19-3, as done below:

Table 19-2. CPOL and CPHA Functionality

	Leading Edge	Trailing Edge	SPI Mode
CPOL = 0, CPHA = 0	Sample (Rising)	Setup (Falling)	0
CPOL = 0, CPHA = 1	Setup (Rising)	Sample (Falling)	1
CPOL = 1, CPHA = 0	Sample (Falling)	Setup (Rising)	2
CPOL = 1, CPHA = 1	Setup (Falling)	Sample (Rising)	3



ATmega8A [DATASHEET] 8159E-AVR-02/2013



Figure 19-3. SPI Transfer Format with CPHA = 0





Figure 19-4. SPI Transfer Format with CPHA = 1





ATmega8A [DATASHEET] 8159E-AVR-02/2013



# 19.5 Register Description

## 19.5.1 SPCR - SPI Control Register

Bit	7	6	5	4	3	2	1	0	
	SPIE	SPE	DORD	MSTR	CPOL	СРНА	SPR1	SPR0	SPCR
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

# • Bit 7 - SPIE: SPI Interrupt Enable

This bit causes the SPI interrupt to be executed if SPIF bit in the SPSR Register is set and the if the global interrupt enable bit in SREG is set.

#### · Bit 6 - SPE: SPI Enable

When the SPE bit is written to one, the SPI is enabled. This bit must be set to enable any SPI operations.

#### · Bit 5 - DORD: Data Order

When the DORD bit is written to one, the LSB of the data word is transmitted first.

When the DORD bit is written to zero, the MSB of the data word is transmitted first.

#### • Bit 4 - MSTR: Master/Slave Select

This bit selects Master SPI mode when written to one, and Slave SPI mode when written logic zero. If  $\overline{SS}$  is configured as an input and is driven low while MSTR is set, MSTR will be cleared, and SPIF in SPSR will become set. The user will then have to set MSTR to re-enable SPI Master mode.

# · Bit 3 - CPOL: Clock Polarity

When this bit is written to one, SCK is high when idle. When CPOL is written to zero, SCK is low when idle. Refer to Figure 19-3 and Figure 19-4 for an example. The CPOL functionality is summarized below:

Table 19-3. CPOL Functionality

CPOL	Leading Edge	Trailing Edge
0	Rising	Falling
1	Falling	Rising

## . Bit 2 - CPHA: Clock Phase

The settings of the clock phase bit (CPHA) determine if data is sampled on the leading (first) or trailing (last) edge of SCK. Refer to Figure 19-3 and Figure 19-4 for an example. The CPHA functionality is summarized below:

Table 19-4. CPHA Functionality

CPHA	Leading Edge	Trailing Edge
0	Sample	Setup
1	Setup	Sample

## . Bits 1, 0 - SPR1, SPR0: SPI Clock Rate Select 1 and 0

These two bits control the SCK rate of the device configured as a Master. SPR1 and SPR0 have no effect on the Slave. The relationship between SCK and the Oscillator Clock frequency  $f_{osc}$  is shown in the following table:



ATmega8A [DATASHEET] 8159E-AVR-02/2013



Table 19-5. Relationship Between SCK and the Oscillator Frequency

SPI2X	SPR1	SPR0	SCK Frequency	
0	0	0	f <sub>osc</sub> /4	
0	0	1	f <sub>osc</sub> /16	
0	1	0		
0	1	1	f <sub>osc</sub> /64 f <sub>osc</sub> /128	
1	0	0	f <sub>osc</sub> /2	
1	0	1	f <sub>osc</sub> /8	
1	1	0		
1	1	1	f <sub>osc</sub> /32 f <sub>osc</sub> /64	

## 19.5.2 SPSR - SPI Status Register

Bit	7	6	5	4	3	2	1	0	
	SPIF	WCOL	-	7.00	-	( <del>-</del>	(+)	SPI2X	SPSR
Read/Write	R	R	R	R	R	R	R	RW	E
Initial Value	0	0	0	0	0	0	0	0	

## Bit 7 – SPIF: SPI Interrupt Flag

When a serial transfer is complete, the SPIF Flag is set. An interrupt is generated if SPIE in SPCR is set and global interrupts are enabled. If  $\overline{SS}$  is an input and is driven low when the SPI is in Master mode, this will also set the SPIF Flag. SPIF is cleared by hardware when executing the corresponding interrupt Handling Vector. Alternatively, the SPIF bit is cleared by first reading the SPI Status Register with SPIF set, then accessing the SPI Data Register (SPDR).

# • Bit 6 - WCOL: Write COLlision Flag

The WCOL bit is set if the SPI Data Register (SPDR) is written during a data transfer. The WCOL bit (and the SPIF bit) are cleared by first reading the SPI Status Register with WCOL set, and then accessing the SPI Data Register.

# • Bit 5:1 - Res: Reserved Bits


These bits are reserved bits in the ATmega8A and will always read as zero.

# • Bit 0 - SPI2X: Double SPI Speed Bit

When this bit is written logic one the SPI speed (SCK Frequency) will be doubled when the SPI is in Master mode (see Table 19-5). This means that the minimum SCK period will be 2 CPU clock periods. When the SPI is configured as Slave, the SPI is only guaranteed to work at  $f_{\rm osc}/4$  or lower.

The SPI interface on the ATmega8A is also used for Program memory and EEPROM downloading or uploading. See page 220 for Serial Programming and verification.

## 19.5.3 SPDR - SPI Data Register





ATmega8A [DATASHEET] 8159E-AVR-02/2013



The SPI Data Register is a Read/Write Register used for data transfer between the Register File and the SPI Shift Register. Writing to the register initiates data transmission. Reading the register causes the Shift Register Receive buffer to be read.

# 20. USART

## 20.1 Features

- Full Duplex Operation (Independent Serial Receive and Transmit Registers)
- · Asynchronous or Synchronous Operation
- Master or Slave Clocked Synchronous Operation
- . High Resolution Baud Rate Generator
- . Supports Serial Frames with 5, 6, 7, 8, or 9 Databits and 1 or 2 Stop Bits
- Odd or Even Parity Generation and Parity Check Supported by Hardware
- · Data OverRun Detection
- . Framing Error Detection
- . Noise Filtering Includes False Start Bit Detection and Digital Low Pass Filter
- Three Separate Interrupts on TX Complete, TX Data Register Empty and RX Complete
- · Multi-processor Communication Mode
- Double Speed Asynchronous Communication Mode

## 20.2 Overview

The Universal Synchronous and Asynchronous serial Receiver and Transmitter (USART) is a highly-flexible serial communication device. A simplified block diagram of the USART Transmitter is shown in Figure 20-1. CPU accessible I/O Registers and I/O pins are shown in bold.



ATmega8A [DATASHEET] 8159E-AVR-02/2013

Clock Generator UBRR[H:L] osc BAUD RATE GENERATOR Transmitter TX CONTROL UDR (Transmit) DATABUS Receive RX CONTROL DATA PIN ECEIVE SHIFT REGISTER RxD UDR (R UCSRA UCSRB UCSRC

Figure 20-1. USART Block Diagram(1)

Note: 1. Refer to "Pin Configurations" on page 2, Table 13-10 on page 62, and Table 13-9 on page 62 for USART pin placement.

The dashed boxes in the block diagram separate the three main parts of the USART (listed from the top): Clock generator, Transmitter and Receiver. Control Registers are shared by all units. The clock generation logic consists of synchronization logic for external clock input used by synchronous slave operation, and the baud rate generator. The XCK (transfer clock) pin is only used by synchronous transfer mode. The Transmitter consists of a single write buffer, a serial Shift Register, Parity Generator and control logic for handling different serial frame formats. The write buffer allows a continuous transfer of data without any delay between frames. The Receiver is the most complex part of the USART module due to its clock and data recovery units. The recovery units are used for asynchronous data reception. In addition to the recovery units, the Receiver includes a parity checker, control logic, a Shift Register and a two level receive buffer (UDR). The Receiver supports the same frame formats as the Transmitter, and can detect Frame Error, Data OverRun and Parity Errors.

# 20.2.1 AVR USART vs. AVR UART - Compatibility

The USART is fully compatible with the AVR UART regarding:

- · Bit locations inside all USART Registers.
- Baud Rate Generation.
- Transmitter Operation.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



- . Transmit Buffer Functionality.
- · Receiver Operation.

However, the receive buffering has two improvements that will affect the compatibility in some special cases:

- A second Buffer Register has been added. The two Buffer Registers operate as a circular FIFO buffer.
  Therefore the UDR must only be read once for each incoming data! More important is the fact that the Error
  Flags (FE and DOR) and the ninth data bit (RXB8) are buffered with the data in the receive buffer. Therefore the
  status bits must always be read before the UDR Register is read. Otherwise the error status will be lost since
  the buffer state is lost.
- The Receiver Shift Register can now act as a third buffer level. This is done by allowing the received data to remain in the serial Shift Register (see Figure 20-1) if the Buffer Registers are full, until a new start bit is detected. The USART is therefore more resistant to Data OverRun (DOR) error conditions.

The following control bits have changed name, but have same functionality and register location:


- · CHR9 is changed to UCSZ2.
- · OR is changed to DOR.

#### 20.3 Clock Generation

The clock generation logic generates the base clock for the Transmitter and Receiver. The USART supports four modes of clock operation: normal asynchronous, double speed asynchronous, Master synchronous and Slave Synchronous mode. The UMSEL bit in USART Control and Status Register C (UCSRC) selects between asynchronous and synchronous operation. Double speed (Asynchronous mode only) is controlled by the U2X found in the UCSRA Register. When using Synchronous mode (UMSEL = 1), the Data Direction Register for the XCK pin (DDR\_XCK) controls whether the clock source is internal (Master mode) or external (Slave mode). The XCK pin is only active when using Synchronous mode.

Figure 20-2 shows a block diagram of the clock generation logic.

Figure 20-2. Clock Generation Logic, Block Diagram



# Signal description:

 txclk
 Transmitter clock. (Internal Signal)

 rxclk
 Receiver base clock. (Internal Signal)

 xcki
 Input from XCK pin (internal Signal). Used for synchronous slave operation.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



xcko Clock output to XCK pin (Internal Signal). Used for synchronous master

operation.

fosc XTAL pin frequency (System Clock).

## 20.3.1 Internal Clock Generation - The Baud Rate Generator

Internal clock generation is used for the asynchronous and the Synchronous Master modes of operation. The description in this section refers to Figure 20-2.

The USART Baud Rate Register (UBRR) and the down-counter connected to it function as a programmable prescaler or baud rate generator. The down-counter, running at system clock (fosc), is loaded with the UBRR value each time the counter has counted down to zero or when the UBRRL Register is written. A clock is generated each time the counter reaches zero. This clock is the baud rate generator clock output (= fosc/(UBRR+1)). The Transmitter divides the baud rate generator clock output by 2, 8, or 16 depending on mode. The baud rate generator output is used directly by the Receiver's clock and data recovery units. However, the recovery units use a state machine that uses 2, 8, or 16 states depending on mode set by the state of the UMSEL, U2X and DDR\_XCK bits.

Table 20-1 contains equations for calculating the baud rate (in bits per second) and for calculating the UBRR value for each mode of operation using an internally generated clock source.

Table 20-1. Equations for Calculating Baud Rate Register Setting

Operating Mode	Equation for Calculating Baud Rate <sup>(1)</sup>	Equation for Calculating UBRR Value		
Asynchronous Normal mode (U2X = 0)	$BAUD = \frac{f_{OSC}}{16(UBRR + 1)}$	$UBRR = \frac{f_{OSC}}{16BAUD} - 1$		
Asynchronous Double Speed Mode (U2X = 1)	$BAUD = \frac{f_{OSC}}{8(UBRR + 1)}$	$UBRR = \frac{f_{OSC}}{8BAUD} - 1$		
Synchronous Master Mode	$BAUD = \frac{f_{OSC}}{2(UBRR + 1)}$	$UBRR = \frac{f_{OSC}}{2BAUD} - 1$		

Note: 1. The baud rate is defined to be the transfer rate in bit per second (bps).

BAUD Baud rate (in bits per second, bps)

f<sub>OSC</sub> System Oscillator clock frequency

UBRR Contents of the UBRRH and UBRRL Registers, (0 - 4095)

Some examples of UBRR values for some system clock frequencies are found in Table 20-9 (see page 148).

# 20.3.2 Double Speed Operation (U2X)

The transfer rate can be doubled by setting the U2X bit in UCSRA. Setting this bit only has effect for the asynchronous operation. Set this bit to zero when using synchronous operation.

Setting this bit will reduce the divisor of the baud rate divider from 16 to 8, effectively doubling the transfer rate for asynchronous communication. Note however that the Receiver will in this case only use half the number of samples (reduced from 16 to 8) for data sampling and clock recovery, and therefore a more accurate baud rate setting and system clock are required when this mode is used. For the Transmitter, there are no downsides.

# 20.3.3 External Clock

External clocking is used by the Synchronous Slave modes of operation. The description in this section refers to Figure 20-2 for details.

External clock input from the XCK pin is sampled by a synchronization register to minimize the chance of meta-stability. The output from the synchronization register must then pass through an edge detector before it can be used



ATmega8A [DATASHEET] 8159E-AVR-02/2013



by the Transmitter and Receiver. This process introduces a two CPU clock period delay and therefore the maximum external XCK clock frequency is limited by the following equation:


$$f_{XCK} < \frac{f_{OSC}}{4}$$

Note that  $f_{osc}$  depends on the stability of the system clock source. It is therefore recommended to add some margin to avoid possible loss of data due to frequency variations.

#### 20.3.4 Synchronous Clock Operation

When Synchronous mode is used (UMSEL = 1), the XCK pin will be used as either clock input (Slave) or clock output (Master). The dependency between the clock edges and data sampling or data change is the same. The basic principle is that data input (on RxD) is sampled at the opposite XCK clock edge of the edge the data output (TxD) is changed.

Figure 20-3. Synchronous Mode XCK Timing



The UCPOL bit UCRSC selects which XCK clock edge is used for data sampling and which is used for data change. As Figure 20-3 shows, when UCPOL is zero the data will be changed at rising XCK edge and sampled at falling XCK edge. If UCPOL is set, the data will be changed at falling XCK edge and sampled at rising XCK edge.

# 20.4 Frame Formats

A serial frame is defined to be one character of data bits with synchronization bits (start and stop bits), and optionally a parity bit for error checking. The USART accepts all 30 combinations of the following as valid frame formats:

- 1 start bit
- 5, 6, 7, 8, or 9 data bits
- . no, even or odd parity bit
- . 1 or 2 stop bits


A frame starts with the start bit followed by the least significant data bit. Then the next data bits, up to a total of nine, are succeeding, ending with the most significant bit. If enabled, the parity bit is inserted after the data bits, before the stop bits. When a complete frame is transmitted, it can be directly followed by a new frame, or the communication line can be set to an idle (high) state. Figure 20-4 illustrates the possible combinations of the frame formats. Bits inside brackets are optional.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



Figure 20-4. Frame Formats



The frame format used by the USART is set by the UCSZ2:0, UPM1:0 and USBS bits in UCSRB and UCSRC. The Receiver and Transmitter use the same setting. Note that changing the setting of any of these bits will corrupt all ongoing communication for both the Receiver and Transmitter.

The USART Character SiZe (UCSZ2:0) bits select the number of data bits in the frame. The USART Parity mode (UPM1:0) bits enable and set the type of parity bit. The selection between one or two stop bits is done by the USART Stop Bit Select (USBS) bit. The Receiver ignores the second stop bit. An FE (Frame Error) will therefore only be detected in the cases where the first stop bit is zero.

## 20.4.1 Parity Bit Calculation

St

(n) P

Sp

IDLE

be high.

The parity bit is calculated by doing an exclusive-or of all the data bits. If odd parity is used, the result of the exclusive or is inverted. The relation between the parity bit and data bits is as follows:

$$\begin{array}{l} P_{even} = d_{n-1} \oplus \ldots \oplus d_3 \oplus d_2 \oplus d_1 \oplus d_0 \oplus 0 \\ P_{odd} = d_{n-1} \oplus \ldots \oplus d_3 \oplus d_2 \oplus d_1 \oplus d_0 \oplus 1 \end{array}$$

 $\begin{array}{ll} P_{even} & \text{Parity bit using even parity.} \\ P_{odd} & \text{Parity bit using odd parity.} \\ d_n & \text{Data bit n of the character.} \end{array}$ 

If used, the parity bit is located between the last data bit and first stop bit of a serial frame.

#### 20.5 USART Initialization

The USART has to be initialized before any communication can take place. The initialization process normally consists of setting the baud rate, setting frame format and enabling the Transmitter or the Receiver depending on the usage. For interrupt driven USART operation, the Global Interrupt Flag should be cleared (and interrupts globally disabled) when doing the initialization.

Before doing a re-initialization with changed baud rate or frame format, be sure that there are no ongoing transmissions during the period the registers are changed. The TXC Flag can be used to check that the Transmitter has completed all transfers, and the RXC Flag can be used to check that there are no unread data in the receive buffer. Note that the TXC Flag must be cleared before each transmission (before UDR is written) if it is used for this purpose.

The following simple USART initialization code examples show one assembly and one C function that are equal in functionality. The examples assume asynchronous operation using polling (no interrupts enabled) and a fixed frame format. The baud rate is given as a function parameter. For the assembly code, the baud rate parameter is



ATmega8A [DATASHEET] 8159E-AVR-02/2013



assumed to be stored in the r17:r16 Registers. When the function writes to the UCSRC Register, the URSEL bit (MSB) must be set due to the sharing of I/O location by UBRRH and UCSRC.

```
Assembly Code Example(1)
   USART_Init:
     ; Set baud rate
    out UBRRH, r17
    out UBRRL, r16
     : Enable receiver and transmitter
     ldi r16, (1<<RXEN) | (1<<TXEN)
     out UCSRB.r16
     ; Set frame format: 8data, 2stop bit
     ldi r16, (1<<URSEL) | (1<<USBS) | (3<<UCSZ0)
     out UCSRC, r16
     ret
C Code Example(1)
   #define FOSC 1843200// Clock Speed
   #define BAUD 9600
   #define MYUBRR FOSC/16/BAUD-1
   void main( void )
     USART_Init ( MYUBRR );
   1
   void USART_Init( unsigned int ubrr)
     /* Set baud rate */
    UBRRH = (unsigned char) (ubrr>>8);
    UBRRL = (unsigned char) ubrr;
     /* Enable receiver and transmitter */
     UCSRB = (1<<RXEN) | (1<<TXEN);
     /* Set frame format: 8data, 2stop bit */
     UCSRC = (1<<URSEL) | (1<<USBS) | (3<<UCSZO);
```

## Note: 1. See "About Code Examples" on page 6.

More advanced initialization routines can be made that include frame format as parameters, disable interrupts and so on. However, many applications use a fixed setting of the Baud and Control Registers, and for these types of applications the initialization code can be placed directly in the main routine, or be combined with initialization code for other I/O modules.

#### 20.6 Data Transmission - The USART Transmitter

The USART Transmitter is enabled by setting the *Transmit Enable* (TXEN) bit in the UCSRB Register. When the Transmitter is enabled, the normal port operation of the TxD pin is overridden by the USART and given the function as the Transmitter's serial output. The baud rate, mode of operation and frame format must be set up once before doing any transmissions. If synchronous operation is used, the clock on the XCK pin will be overridden and used as transmission clock.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



#### 20.6.1 Sending Frames with 5 to 8 Data Bits

A data transmission is initiated by loading the transmit buffer with the data to be transmitted. The CPU can load the transmit buffer by writing to the UDR I/O location. The buffered data in the transmit buffer will be moved to the Shift Register when the Shift Register is ready to send a new frame. The Shift Register is loaded with new data if it is in idle state (no ongoing transmission) or immediately after the last stop bit of the previous frame is transmitted. When the Shift Register is loaded with new data, it will transfer one complete frame at the rate given by the Baud Register, U2X bit or by XCK depending on mode of operation.

The following code examples show a simple USART transmit function based on polling of the *Data Register Empty* (UDRE) Flag. When using frames with less than eight bits, the most significant bits written to the UDR are ignored. The USART has to be initialized before the function can be used. For the assembly code, the data to be sent is assumed to be stored in Register R16

```
Assembly Code Example(1)

USART_Transmit:
; Wait for empty transmit buffer
sbis UCSRA,UDRE
rjmp USART_Transmit
; Put data (r16) into buffer, sends the data
out UDR,r16
ret

C Code Example(1)

void USART_Transmit( unsigned char data )
{
    /* Wait for empty transmit buffer */
    while (!(UCSRA & (1<<UDRE)))
;
    /* Put data into buffer, sends the data */
    UDR = data;
}
```

Note: 1. See "About Code Examples" on page 6.

The function simply waits for the transmit buffer to be empty by checking the UDRE Flag, before loading it with new data to be transmitted. If the Data Register Empty Interrupt is utilized, the interrupt routine writes the data into the buffer.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



#### 20.6.2 Sending Frames with 9 Data Bits

If 9-bit characters are used (UCSZ = 7), the ninth bit must be written to the TXB8 bit in UCSRB before the Low byte of the character is written to UDR. The following code examples show a transmit function that handles 9-bit characters. For the assembly code, the data to be sent is assumed to be stored in registers R17:R16.

```
Assembly Code Example(1)
   USART_Transmit:
    ; Wait for empty transmit buffer
     sbis UCSRA, UDRE
    rjmp USART_Transmit
     ; Copy minth bit from r17 to TXB8
    cbi UCSRB.TXB8
    sbrc r17.0
     sbi UCSRB, TXB8
     ; Put LSB data (r16) into buffer, sends the data
    out UDR, r16
    ret
C Code Example(1)
   void USART_Transmit( unsigned int data )
     /* Wait for empty transmit buffer */
    while ( ! ( UCSRA & (1<<UDRE)) )
     /* Copy minth bit to TXB8 */
    UCSRB &= ~(1<<TXB8);
    if ( data & 0x0100 )
      UCSRB |= (1<<TXB8);
     /* Put data into buffer, sends the data */
    UDR = data:
```

Note: 1. These transmit functions are written to be general functions. They can be optimized if the contents of the UCSRB is static. I.e. only the TXB8 bit of the UCSRB Register is used after initialization.

The ninth bit can be used for indicating an address frame when using multi processor communication mode or for other protocol handling as for example synchronization.

## 20.6.3 Transmitter Flags and Interrupts

The USART Transmitter has two flags that indicate its state: USART Data Register Empty (UDRE) and Transmit Complete (TXC). Both flags can be used for generating interrupts.

The Data Register Empty (UDRE) Flag indicates whether the transmit buffer is ready to receive new data. This bit is set when the transmit buffer is empty, and cleared when the transmit buffer contains data to be transmitted that has not yet been moved into the Shift Register. For compatibility with future devices, always write this bit to zero when writing the UCSRA Register.

When the Data Register empty Interrupt Enable (UDRIE) bit in UCSRB is written to one, the USART Data Register Empty Interrupt will be executed as long as UDRE is set (provided that global interrupts are enabled). UDRE is cleared by writing UDR. When interrupt-driven data transmission is used, the Data Register empty Interrupt routine must either write new data to UDR in order to clear UDRE or disable the Data Register empty Interrupt, otherwise a new interrupt will occur once the interrupt routine terminates.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



The Transmit Complete (TXC) Flag bit is set one when the entire frame in the transmit Shift Register has been shifted out and there are no new data currently present in the transmit buffer. The TXC Flag bit is automatically cleared when a transmit complete interrupt is executed, or it can be cleared by writing a one to its bit location. The TXC Flag is useful in half-duplex communication interfaces (like the RS485 standard), where a transmitting application must enter Receive mode and free the communication bus immediately after completing the transmission.

When the Transmit Compete Interrupt Enable (TXCIE) bit in UCSRB is set, the USART Transmit Complete Interrupt will be executed when the TXC Flag becomes set (provided that global interrupts are enabled). When the transmit complete interrupt is used, the interrupt handling routine does not have to clear the TXC Flag, this is done automatically when the interrupt is executed.

#### 20.6.4 Parity Generator

The Parity Generator calculates the parity bit for the serial frame data. When parity bit is enabled (UPM1 = 1), the Transmitter control logic inserts the parity bit between the last data bit and the first stop bit of the frame that is sent.

#### 20.6.5 Disabling the Transmitter

The disabling of the Transmitter (setting the TXEN to zero) will not become effective until ongoing and pending transmissions are completed (i.e., when the Transmit Shift Register and Transmit Buffer Register do not contain data to be transmitted). When disabled, the Transmitter will no longer override the TxD pin.

## 20.6.6 Data Reception - The USART Receiver

The USART Receiver is enabled by writing the Receive Enable (RXEN) bit in the UCSRB Register to one. When the Receiver is enabled, the normal pin operation of the RxD pin is overridden by the USART and given the function as the Receiver's serial input. The baud rate, mode of operation and frame format must be set up once before any serial reception can be done. If synchronous operation is used, the clock on the XCK pin will be used as transfer clock.

## 20.6.7 Receiving Frames with 5 to 8 Data Bits

The Receiver starts data reception when it detects a valid start bit. Each bit that follows the start bit will be sampled at the baud rate or XCK clock, and shifted into the Receive Shift Register until the first stop bit of a frame is received. A second stop bit will be ignored by the Receiver. When the first stop bit is received (i.e., a complete serial frame is present in the Receive Shift Register), the contents of the Shift Register will be moved into the receive buffer. The receive buffer can then be read by reading the UDR I/O location.

The following code example shows a simple USART receive function based on polling of the Receive Complete (RXC) Flag. When using frames with less than eight bits the most significant bits of the data read from the UDR will be masked to zero. The USART has to be initialized before the function can be used.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



```
Assembly Code Example(1)

USART_Receive:
    ; Wait for data to be received
    sbis UCSRA, RXC
    rjmp USART_Receive
    ; Get and return received data from buffer
    in r16, UDR
    ret

C Code Example(1)

unsigned char USART_Receive( void )
{
    /* Wait for data to be received */
    while (!(UCSRA & (1<<RXC)))
    ;
    /* Get and return received data from buffer */
    return UDR;
}
```

Note: 1. See "About Code Examples" on page 6.

The function simply waits for data to be present in the receive buffer by checking the RXC Flag, before reading the buffer and returning the value.

## 20.6.8 Receiving Frames with 9 Data Bits

If 9-bit characters are used (UCSZ=7) the ninth bit must be read from the RXB8 bit in UCSRB **before** reading the low bits from the UDR. This rule applies to the FE, DOR and PE Status Flags as well. Read status from UCSRA, then data from UDR. Reading the UDR I/O location will change the state of the receive buffer FIFO and consequently the TXB8, FE, DOR, and PE bits, which all are stored in the FIFO, will change.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



The following code example shows a simple USART receive function that handles both 9-bit characters and the status bits.

```
Assembly Code Example(1)
   USART_Receive:
    ; Wait for data to be received
    sbis UCSRA, RXC
    rjmp USART_Receive
    ; Get status and ninth bit, then data from buffer
    in r18, UCSRA
    in r17, UCSRB
    in r16, UDR
     ; If error, return -1
    andi r18, (1<<FE) | (1<<DOR) | (1<<PE)
    breq USART_ReceiveNoError
    ldi r17, HIGH(-1)
    ldi r16, LOW(-1)
   USART_ReceiveNoError:
    ; Filter the minth bit, then return
    1sr r17
    andi r17, 0x01
C Code Example(1)
   unsigned int USART_Receive( void )
    unsigned char status, resh, resl;
    /* Wait for data to be received */
     while ( !(UCSRA & (1<<RXC)) )
     /* Get status and ninth bit, then data */
    /* from buffer */
    status = UCSRA;
    resh = UCSRB;
    resl = UDR;
     /* If error, return -1 */
    if ( status & (1<<FE) | (1<<DOR) | (1<<PE) )
      return -1:
    /* Filter the ninth bit, then return */
    resh = (resh >> 1) & 0x01;
    return ((resh << 8) | resl);</pre>
```

Note: 1. See "About Code Examples" on page 6.

The receive function example reads all the I/O Registers into the Register File before any computation is done. This gives an optimal receive buffer utilization since the buffer location read will be free to accept new data as early as possible.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



#### 20.6.9 Receive Compete Flag and Interrupt

The USART Receiver has one flag that indicates the Receiver state.

The Receive Complete (RXC) Flag indicates if there are unread data present in the receive buffer. This flag is one when unread data exist in the receive buffer, and zero when the receive buffer is empty (i.e., does not contain any unread data). If the Receiver is disabled (RXEN = 0), the receive buffer will be flushed and consequently the RXC bit will become zero.

When the Receive Complete Interrupt Enable (RXCIE) in UCSRB is set, the USART Receive Complete Interrupt will be executed as long as the RXC Flag is set (provided that global interrupts are enabled). When interrupt-driven data reception is used, the receive complete routine must read the received data from UDR in order to clear the RXC Flag, otherwise a new interrupt will occur once the interrupt routine terminates.

## 20.6.10 Receiver Error Flags

The USART Receiver has three error flags: Frame Error (FE), Data OverRun (DOR) and Parity Error (PE). All can be accessed by reading UCSRA. Common for the error flags is that they are located in the receive buffer together with the frame for which they indicate the error status. Due to the buffering of the error flags, the UCSRA must be read before the receive buffer (UDR), since reading the UDR I/O location changes the buffer read location. Another equality for the error flags is that they can not be altered by software doing a write to the flag location. However, all flags must be set to zero when the UCSRA is written for upward compatibility of future USART implementations. None of the error flags can generate interrupts.

The Frame Error (FE) Flag indicates the state of the first stop bit of the next readable frame stored in the receive buffer. The FE Flag is zero when the stop bit was correctly read (as one), and the FE Flag will be one when the stop bit was incorrect (zero). This flag can be used for detecting out-of-sync conditions, detecting break conditions and protocol handling. The FE Flag is not affected by the setting of the USBS bit in UCSRC since the Receiver ignores all, except for the first, stop bits. For compatibility with future devices, always set this bit to zero when writing to UCSRA.

The Data OverRun (DOR) Flag indicates data loss due to a Receiver buffer full condition. A Data OverRun occurs when the receive buffer is full (two characters), it is a new character waiting in the Receive Shift Register, and a new start bit is detected. If the DOR Flag is set there was one or more serial frame lost between the frame last read from UDR, and the next frame read from UDR. For compatibility with future devices, always write this bit to zero when writing to UCSRA. The DOR Flag is cleared when the frame received was successfully moved from the Shift Register to the receive buffer.

The Parity Error (PE) Flag indicates that the next frame in the receive buffer had a parity error when received. If parity check is not enabled the PE bit will always be read zero. For compatibility with future devices, always set this bit to zero when writing to UCSRA. For more details see "Parity Bit Calculation" on page 130 and "Parity Checker" on page 137.

## 20.6.11 Parity Checker

The Parity Checker is active when the high USART Parity mode (UPM1) bit is set. Type of parity check to be performed (odd or even) is selected by the UPM0 bit. When enabled, the Parity Checker calculates the parity of the data bits in incoming frames and compares the result with the parity bit from the serial frame. The result of the check is stored in the receive buffer together with the received data and stop bits. The Parity Error (PE) Flag can then be read by software to check if the frame had a parity error.

The PE bit is set if the next character that can be read from the receive buffer had a parity error when received and the parity checking was enabled at that point (UPM1 = 1). This bit is valid until the receive buffer (UDR) is read.

# 20.6.12 Disabling the Receiver

In contrast to the Transmitter, disabling of the Receiver will be immediate. Data from ongoing receptions will therefore be lost. When disabled (i.e., the RXEN is set to zero) the Receiver will no longer override the normal function



ATmega8A [DATASHEET] 8159E-AVR-02/2013



of the RxD port pin. The Receiver buffer FIFO will be flushed when the Receiver is disabled. Remaining data in the buffer will be lost.

#### 20.6.13 Flushing the Receive Buffer

The Receiver buffer FIFO will be flushed when the Receiver is disabled (i.e., the buffer will be emptied of its contents). Unread data will be lost. If the buffer has to be flushed during normal operation, due to for instance an error condition, read the UDR I/O location until the RXC Flag is cleared. The following code example shows how to flush the receive buffer.

```
Assembly Code Example(1)

USART_Flush:
    sbis UCSRA, RXC
    ret
    in r16, UDR
    rjmp USART_Flush

C Code Example(1)

void USART_Flush( void )
{
    unsigned char dummy;
    while ( UCSRA & (1<<RXC) ) dummy = UDR;
}
```

Note: 1. See "About Code Examples" on page 6.


# 20.7 Asynchronous Data Reception

The USART includes a clock recovery and a data recovery unit for handling asynchronous data reception. The clock recovery logic is used for synchronizing the internally generated baud rate clock to the incoming asynchronous serial frames at the RxD pin. The data recovery logic samples and low pass filters each incoming bit, thereby improving the noise immunity of the Receiver. The asynchronous reception operational range depends on the accuracy of the internal baud rate clock, the rate of the incoming frames, and the frame size in number of bits.

# 20.7.1 Asynchronous Clock Recovery

The clock recovery logic synchronizes internal clock to the incoming serial frames. Figure 20-5 illustrates the sampling process of the start bit of an incoming frame. The sample rate is 16 times the baud rate for Normal mode, and eight times the baud rate for Double Speed mode. The horizontal arrows illustrate the synchronization variation due to the sampling process. Note the larger time variation when using the Double Speed mode (U2X = 1) of operation. Samples denoted zero are samples done when the RxD line is idle (i.e., no communication activity).

Figure 20-5. Start Bit Sampling



When the clock recovery logic detects a high (idle) to low (start) transition on the RxD line, the start bit detection sequence is initiated. Let sample 1 denote the first zero-sample as shown in the figure. The clock recovery logic



ATmega8A [DATASHEET] 8159E-AVR-02/2013




then uses samples 8, 9 and 10 for Normal mode, and samples 4, 5 and 6 for Double Speed mode (indicated with sample numbers inside boxes on the figure), to decide if a valid start bit is received. If two or more of these three samples have logical high levels (the majority wins), the start bit is rejected as a noise spike and the Receiver starts looking for the next high to low-transition. If however, a valid start bit is detected, the clock recovery logic is synchronized and the data recovery can begin. The synchronization process is repeated for each start bit.

#### 20.7.2 Asynchronous Data Recovery

When the Receiver clock is synchronized to the start bit, the data recovery can begin. The data recovery unit uses a state machine that has 16 states for each bit in Normal mode and eight states for each bit in Double Speed mode. Figure 20-6 shows the sampling of the data bits and the parity bit. Each of the samples is given a number that is equal to the state of the recovery unit.


Figure 20-6. Sampling of Data and Parity Bit



The decision of the logic level of the received bit is taken by doing a majority voting of the logic value to the three samples in the center of the received bit. The center samples are emphasized on the figure by having the sample number inside boxes. The majority voting process is done as follows: If two or all three samples have high levels, the received bit is registered to be a logic 1. If two or all three samples have low levels, the received bit is registered to be a logic 0. This majority voting process acts as a low pass filter for the incoming signal on the RxD pin. The recovery process is then repeated until a complete frame is received. Including the first stop bit. Note that the Receiver only uses the first stop bit of a frame.

Figure 20-7 shows the sampling of the stop bit and the earliest possible beginning of the start bit of the next frame.

Figure 20-7. Stop Bit Sampling and Next Start Bit Sampling



The same majority voting is done to the stop bit as done for the other bits in the frame. If the stop bit is registered to have a logic 0 value, the Frame Error (FE) Flag will be set.

A new high to low transition indicating the start bit of a new frame can come right after the last of the bits used for majority voting. For Normal Speed mode, the first low level sample can be at point marked (A) in Figure 20-7. For Double Speed mode the first low level must be delayed to (B). (C) marks a stop bit of full length. The early start bit detection influences the operational range of the Receiver.

## 20.7.3 Asynchronous Operational Range

The operational range of the Receiver is dependent on the mismatch between the received bit rate and the internally generated baud rate. If the Transmitter is sending frames at too fast or too slow bit rates, or the internally



ATmega8A [DATASHEET] 8159E-AVR-02/2013



generated baud rate of the Receiver does not have a similar (see Table 20-2) base frequency, the Receiver will not be able to synchronize the frames to the start bit.

The following equations can be used to calculate the ratio of the incoming data rate and internal Receiver baud rate.

$$R_{slow} = \frac{(D+1)S}{S-1+D\cdot S+S_F} \qquad \qquad R_{fast} = \frac{(D+2)S}{(D+1)S+S_M} \label{eq:rate}$$

D Sum of character size and parity size (D = 5- to 10-bit)

S Samples per bit. S = 16 for Normal Speed mode and S = 8

for Double Speed mode.

 $S_F$  First sample number used for majority voting.  $S_F$  = 8 for Normal Speed

and  $S_F = 4$  for Double Speed mode.

 $S_M$  Middle sample number used for majority voting,  $S_M = 9$  for Normal Speed

and  $S_M = 5$  for Double Speed mode.

R<sub>slow</sub> is the ratio of the slowest incoming data rate that can be accepted in relation to the

Receiver baud rate. R<sub>fast</sub> is the ratio of the fastest incoming data rate that can be

accepted in relation to the Receiver baud rate.

Table 20-2 and Table 20-3 list the maximum Receiver baud rate error that can be tolerated. Note that Normal Speed mode has higher toleration of baud rate variations.

Table 20-2. Recommended Maximum Receiver Baud Rate Error for Normal Speed Mode (U2X = 0)

D# (Data+Parity Bit)	R <sub>slow</sub> (%)	R <sub>fast</sub> (%)	Max Total Error (%)	Recommended Max Receiver Error (%)
5	93,20	106,67	+6.67/-6.8	± 3.0
6	94,12	105,79	+5.79/-5.88	± 2.0
7	94,81	105,11	+5.11/-5.19	± 2.0
8	95,36	104,58	+4.58/-4.54	± 2.0
9	95,81	104,14	+4.14/-4.19	± 1.5
10	96,17	103,78	+3.78/-3.83	± 1.5

Table 20-3. Recommended Maximum Receiver Baud Rate Error for Double Speed Mode (U2X = 1)

D# (Data+Parity Bit)	R <sub>slow</sub> (%)	R <sub>fast</sub> (%)	Max Total Error (%)	Recommended Max Receiver Error (%)
5	94,12	105,66	+5.66/-5.88	± 2.5
6	94,92	104,92	+4.92/-5.08	± 2.0
7	95,52	104,35	+4.35/-4.48	± 1.5
8	96,00	103,90	+3.90/-4.00	± 1.5
9	96,39	103,53	+3.53/-3.61	± 1.5
10	96,70	103,23	+3.23/-3.30	± 1.0



ATmega8A [DATASHEET] 8159E-AVR-02/2013



The recommendations of the maximum Receiver baud rate error was made under the assumption that the Receiver and Transmitter equally divides the maximum total error.

There are two possible sources for the Receivers Baud Rate error. The Receiver's system clock (XTAL) will always have some minor instability over the supply voltage range and the temperature range. When using a crystal to generate the system clock, this is rarely a problem, but for a resonator the system clock may differ more than 2% depending of the resonators tolerance. The second source for the error is more controllable. The baud rate generator can not always do an exact division of the system frequency to get the baud rate wanted. In this case an UBRR value that gives an acceptable low error can be used if possible.

#### 20.8 Multi-processor Communication Mode

Setting the Multi-processor Communication mode (MPCM) bit in UCSRA enables a filtering function of incoming frames received by the USART Receiver. Frames that do not contain address information will be ignored and not put into the receive buffer. This effectively reduces the number of incoming frames that has to be handled by the CPU, in a system with multiple MCUs that communicate via the same serial bus. The Transmitter is unaffected by the MPCM setting, but has to be used differently when it is a part of a system utilizing the Multi-processor Communication mode.

If the Receiver is set up to receive frames that contain 5 to 8 data bits, then the first stop bit indicates if the frame contains data or address information. If the Receiver is set up for frames with nine data bits, then the ninth bit (RXB8) is used for identifying address and data frames. When the frame type bit (the first stop or the ninth bit) is one, the frame contains an address. When the frame type bit is zero the frame is a data frame.

The Multi-processor Communication mode enables several Slave MCUs to receive data from a Master MCU. This is done by first decoding an address frame to find out which MCU has been addressed. If a particular Slave MCU has been addressed, it will receive the following data frames as normal, while the other Slave MCUs will ignore the received frames until another address frame is received.

## 20.8.1 Using MPCM

For an MCU to act as a Master MCU, it can use a 9-bit character frame format (UCSZ = 7). The ninth bit (TXB8) must be set when an address frame (TXB8 = 1) or cleared when a data frame (TXB = 0) is being transmitted. The Slave MCUs must in this case be set to use a 9-bit character frame format.

The following procedure should be used to exchange data in Multi-processor Communication mode:

- 1. All Slave MCUs are in Multi-processor Communication mode (MPCM in UCSRA is set).
- The Master MCU sends an address frame, and all slaves receive and read this frame. In the Slave MCUs, the RXC Flag in UCSRA will be set as normal.
- Each Slave MCU reads the UDR Register and determines if it has been selected. If so, it clears the MPCM bit in UCSRA, otherwise it waits for the next address byte and keeps the MPCM setting.
- The addressed MCU will receive all data frames until a new address frame is received. The other Slave MCUs, which still have the MPCM bit set, will ignore the data frames.
- When the last data frame is received by the addressed MCU, the addressed MCU sets the MPCM bit and waits for a new address frame from Master. The process then repeats from 2.

Using any of the 5- to 8-bit character frame formats is possible, but impractical since the Receiver must change between using n and n+1 character frame formats. This makes full-duplex operation difficult since the Transmitter and Receiver uses the same character size setting, If 5- to 8-bit character frames are used, the Transmitter must be set to use two stop bit (USBS = 1) since the first stop bit is used for indicating the frame type.

Do not use Read-Modify-Write instructions (SBI and CBI) to set or clear the MPCM bit. The MPCM bit shares the same I/O location as the TXC Flag and this might accidentally be cleared when using SBI or CBI instructions.



ATmega8A [DATASHEET]



## 20.9 Accessing UBRRH/UCSRC Registers

The UBRRH Register shares the same I/O location as the UCSRC Register. Therefore some special consideration must be taken when accessing this I/O location.

#### 20.9.1 Write Access

When doing a write access of this I/O location, the high bit of the value written, the USART Register Select (URSEL) bit, controls which one of the two registers that will be written. If URSEL is zero during a write operation, the UBRRH value will be updated. If URSEL is one, the UCSRC setting will be updated.

The following code examples show how to access the two registers.

```
Assembly Code Examples(1)

: 
; Set UBRRH to 2

ldir16,0x02

out UBRRH,r16

: 
; Set the USBS and the UCS21 bit to one, and
; the remaining bits to zero.

ldir16,(1<<URSEL)|(1<<USBS)|(1<<UCSZ1)

out UCSRC,r16

: 

C Code Examples(1)

: 

/* Set UBRRH to 2 */

UBRRH = 0x02;

: 
/* Set the USBS and the UCS21 bit to one, and */
/* the remaining bits to zero. */

UCSRC = (1<<URSEL)|(1<<USBS)|(1<<UCSZ1);

: 
.
```

Note: 1. See "About Code Examples" on page 6.

As the code examples illustrate, write accesses of the two registers are relatively unaffected of the sharing of I/O location.

# 20.9.2 Read Access

Doing a read access to the UBRRH or the UCSRC Register is a more complex operation. However, in most applications, it is rarely necessary to read any of these registers.

The read access is controlled by a timed sequence. Reading the I/O location once returns the UBRRH Register contents. If the register location was read in previous system clock cycle, reading the register in the current clock cycle will return the UCSRC contents. Note that the timed sequence for reading the UCSRC is an atomic operation. Interrupts must therefore be controlled (e.g., by disabling interrupts globally) during the read operation.

The following code example shows how to read the UCSRC Register contents



ATmega8A [DATASHEET] 8159E-AVR-02/2013



```
Assembly Code Example(1)

USART_ReadUCSRC:
; Read UCSRC
in r16,UBRRH
in r16,UCSRC
ret

C Code Example(1)

unsigned char USART_ReadUCSRC( void )
{
 unsigned char ucsrc;
    /* Read UCSRC */
    ucsrc = UBRRH;
    ucsrc = UCSRC;
    return ucsrc;
}
```


Note: 1. See "About Code Examples" on page 6.

The assembly code example returns the UCSRC value in r16.

Reading the UBRRH contents is not an atomic operation and therefore it can be read as an ordinary register, as long as the previous instruction did not access the register location.

# 20.10 Register Description

## 20.10.1 UDR- USART I/O Data Register



The USART Transmit Data Buffer Register and USART Receive Data Buffer Registers share the same I/O address referred to as USART Data Register or UDR. The Transmit Data Buffer Register (TXB) will be the destination for data written to the UDR Register location. Reading the UDR Register location will return the contents of the Receive Data Buffer Register (RXB).

For 5-, 6-, or 7-bit characters the upper unused bits will be ignored by the Transmitter and set to zero by the Receiver.

The transmit buffer can only be written when the UDRE Flag in the UCSRA Register is set. Data written to UDR when the UDRE Flag is not set, will be ignored by the USART Transmitter. When data is written to the transmit buffer, and the Transmitter is enabled, the Transmitter will load the data into the Transmit Shift Register when the Shift Register is empty. Then the data will be serially transmitted on the TxD pin.

The receive buffer consists of a two level FIFO. The FIFO will change its state whenever the receive buffer is accessed. Due to this behavior of the receive buffer, do not use Read-Modify-Write instructions (SBI and CBI) on this location. Be careful when using bit test instructions (SBIC and SBIS), since these also will change the state of the FIFO.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



#### 20.10.2 UCSRA - USART Control and Status Register A

Bit	7	6	5	4	3	2	1	0	
	RXC	TXC	UDRE	FE	DOR	PE	U2X	MPCM	UCSRA
Read/Write	R	R/W	R	R	R	R	R/W	R/W	
Initial Value	0	0	1	0	0	0	0	0	

#### . Bit 7 - RXC: USART Receive Complete

This flag bit is set when there are unread data in the receive buffer and cleared when the receive buffer is empty (i.e. does not contain any unread data). If the Receiver is disabled, the receive buffer will be flushed and consequently the RXC bit will become zero. The RXC Flag can be used to generate a Receive Complete interrupt (see description of the RXCIE bit).

#### . Bit 6 - TXC: USART Transmit Complete

This flag bit is set when the entire frame in the Transmit Shift Register has been shifted out and there are no new data currently present in the transmit buffer (UDR). The TXC Flag bit is automatically cleared when a transmit complete interrupt is executed, or it can be cleared by writing a one to its bit location. The TXC Flag can generate a Transmit Complete interrupt (see description of the TXCIE bit).

## · Bit 5 - UDRE: USART Data Register Empty

The UDRE Flag indicates if the transmit buffer (UDR) is ready to receive new data. If UDRE is one, the buffer is empty, and therefore ready to be written. The UDRE Flag can generate a Data Register Empty interrupt (see description of the UDRIE bit).

UDRE is set after a reset to indicate that the Transmitter is ready.

#### · Bit 4 - FE: Frame Error

This bit is set if the next character in the receive buffer had a Frame Error when received (i.e., when the first stop bit of the next character in the receive buffer is zero). This bit is valid until the receive buffer (UDR) is read. The FE bit is zero when the stop bit of received data is one. Always set this bit to zero when writing to UCSRA.

#### · Bit 3 - DOR: Data OverRun

This bit is set if a Data OverRun condition is detected. A Data OverRun occurs when the receive buffer is full (two characters), it is a new character waiting in the Receive Shift Register, and a new start bit is detected. This bit is valid until the receive buffer (UDR) is read. Always set this bit to zero when writing to UCSRA.

## . Bit 2 - PE: Parity Error

This bit is set if the next character in the receive buffer had a Parity Error when received and the parity checking was enabled at that point (UPM1 = 1). This bit is valid until the receive buffer (UDR) is read. Always set this bit to zero when writing to UCSRA.

## · Bit 1 - U2X: Double the USART transmission speed

This bit only has effect for the asynchronous operation. Write this bit to zero when using synchronous operation.

Writing this bit to one will reduce the divisor of the baud rate divider from 16 to 8 effectively doubling the transfer rate for asynchronous communication.

## · Bit 0 - MPCM: Multi-processor Communication Mode

This bit enables the Multi-processor Communication mode. When the MPCM bit is written to one, all the incoming frames received by the USART Receiver that do not contain address information will be ignored. The Transmitter is unaffected by the MPCM setting. For more detailed information see "Multi-processor Communication Mode" on page 141.



ATmega8A [DATASHEET]



#### 20.10.3 UCSRB - USART Control and Status Register B

Bit	7	6	5	4	3	2	1	0	
	RXCIE	TXCIE	UDRIE	RXEN	TXEN	UCSZ2	RXB8	TXB8	UCSRB
Read/Write	R/W	RW	R/W	R/W	R/W	R/W	R	RW	
Initial Value	0	0	0	0	0	0	0	0	

#### . Bit 7 - RXCIE: RX Complete Interrupt Enable

Writing this bit to one enables interrupt on the RXC Flag. A USART Receive Complete interrupt will be generated only if the RXCIE bit is written to one, the Global Interrupt Flag in SREG is written to one and the RXC bit in UCSRA is set.

## • Bit 6 - TXCIE: TX Complete Interrupt Enable

Writing this bit to one enables interrupt on the TXC Flag. A USART Transmit Complete interrupt will be generated only if the TXCIE bit is written to one, the Global Interrupt Flag in SREG is written to one and the TXC bit in UCSRA is set.

# • Bit 5 - UDRIE: USART Data Register Empty Interrupt Enable

Writing this bit to one enables interrupt on the UDRE Flag. A Data Register Empty interrupt will be generated only if the UDRIE bit is written to one, the Global Interrupt Flag in SREG is written to one and the UDRE bit in UCSRA is set.

#### . Bit 4 - RXEN: Receiver Enable

Writing this bit to one enables the USART Receiver. The Receiver will override normal port operation for the RxD pin when enabled. Disabling the Receiver will flush the receive buffer invalidating the FE, DOR and PE Flags.

#### . Bit 3 - TXEN: Transmitter Enable

Writing this bit to one enables the USART Transmitter. The Transmitter will override normal port operation for the TxD pin when enabled. The disabling of the Transmitter (writing TXEN to zero) will not become effective until ongoing and pending transmissions are completed (i.e., when the Transmit Shift Register and Transmit Buffer Register do not contain data to be transmitted). When disabled, the Transmitter will no longer override the TxD port.

#### Bit 2 – UCSZ2: Character Size

The UCSZ2 bits combined with the UCSZ1:0 bit in UCSRC sets the number of data bits (Character Size) in a frame the Receiver and Transmitter use.

## · Bit 1 - RXB8: Receive Data Bit 8

RXB8 is the ninth data bit of the received character when operating with serial frames with nine data bits. Must be read before reading the low bits from UDR.

## . Bit 0 - TXB8: Transmit Data Bit 8

TXB8 is the ninth data bit in the character to be transmitted when operating with serial frames with nine data bits. Must be written before writing the low bits to UDR.

# 20.10.4 UCSRC - USART Control and Status Register C

Bit	7	6	5	4	3	2	1	0	
	URSEL	UMSEL	UPM1	UPM0	USBS	UCSZ1	UCSZ0	UCPOL	UCSRC
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	1	0	0	0	0	1	1	0	



ATmega8A [DATASHEET] 8159E-AVR-02/2013



The UCSRC Register shares the same I/O location as the UBRRH Register. See the "Accessing UBRRH/UCSRC Registers" on page 142 section which describes how to access this register.

### · Bit 7 - URSEL: Register Select

This bit selects between accessing the UCSRC or the UBRRH Register. It is read as one when reading UCSRC. The URSEL must be one when writing the UCSRC.

#### • Bit 6 - UMSEL: USART Mode Select

This bit selects between Asynchronous and Synchronous mode of operation.

Table 20-4. UMSEL Bit Settings

UMSEL	Mode
0	Asynchronous Operation
1	Synchronous Operation

### . Bit 5:4 - UPM1:0: Parity Mode

These bits enable and set type of Parity Generation and Check. If enabled, the Transmitter will automatically generate and send the parity of the transmitted data bits within each frame. The Receiver will generate a parity value for the incoming data and compare it to the UPM0 setting. If a mismatch is detected, the PE Flag in UCSRA will be set.

Table 20-5. UPM Bits Settings

UPM1	UPM0	Parity Mode				
0	0	Disabled				
0	1	Reserved				
1	0	Enabled, Even Parity				
1	1	Enabled, Odd Parity				

## · Bit 3 - USBS: Stop Bit Select

This bit selects the number of stop bits to be inserted by the trAnsmitter. The Receiver ignores this setting.

Table 20-6. USBS Bit Settings

USBS	Stop Bit(s)
0	1-bit
1	2-bit

### . Bit 2:1 - UCSZ1:0: Character Size

The UCSZ1:0 bits combined with the UCSZ2 bit in UCSRB sets the number of data bits (Character Size) in a frame the Receiver and Transmitter use.

Table 20-7. UCSZ Bits Settings

UCSZ2	UCSZ1	UCSZ0	Character Size	
0	0	0	5-bit	
0	0	1	6-bit	
0	1	0	7-bit	
0	1	1	8-bit	



ATmega8A [DATASHEET] 8159E-AVR-02/2013



Table 20-7. UCSZ Bits Settings (Continued)

UCSZ2	UCSZ1	UCSZ0	Character Size	
1	0	0	Reserved	
1	0	1	Reserved	
1	1	0	Reserved	
1	1	1	9-bit	


### . Bit 0 - UCPOL: Clock Polarity

This bit is used for Synchronous mode only. Write this bit to zero when Asynchronous mode is used. The UCPOL bit sets the relationship between data output change and data input sample, and the synchronous clock (XCK).

Table 20-8. UCPOL Bit Settings

UCPOL	Transmitted Data Changed (Output of TxD Pin)	Received Data Sampled (Input on RxD Pin)
0	Rising XCK Edge	Falling XCK Edge
1	Falling XCK Edge	Rising XCK Edge

### 20.10.5 UBRRL and UBRRH - USART Baud Rate Registers



The UBRRH Register shares the same I/O location as the UCSRC Register. See the "Accessing UBRRH/UCSRC Registers" on page 142 section which describes how to access this register.

## · Bit 15 - URSEL: Register Select

This bit selects between accessing the UBRRH or the UCSRC Register. It is read as zero when reading UBRRH. The URSEL must be zero when writing the UBRRH.

## Bit 14:12 - Reserved Bits

These bits are reserved for future use. For compatibility with future devices, these bit must be written to zero when UBRRH is written.

## · Bit 11:0 - UBRR11:0: USART Baud Rate Register

This is a 12-bit register which contains the USART baud rate. The UBRRH contains the four most significant bits, and the UBRRL contains the eight least significant bits of the USART baud rate. Ongoing transmissions by the Transmitter and Receiver will be corrupted if the baud rate is changed. Writing UBRRL will trigger an immediate update of the baud rate prescaler.

## 20.11 Examples of Baud Rate Setting

For standard crystal and resonator frequencies, the most commonly used baud rates for asynchronous operation can be generated by using the UBRR settings in Table 20-9. UBRR values which yield an actual baud rate differing less than 0.5% from the target baud rate, are bold in the table. Higher error ratings are acceptable, but the



ATmega8A [DATASHEET] 8159E-AVR-02/2013



Receiver will have less noise resistance when the error ratings are high, especially for large serial frames (see "Asynchronous Operational Range" on page 139). The error values are calculated using the following equation:

$$Error[\%] = \left(\frac{BaudRate_{Closest\ Malch}}{BaudRate} - 1\right) \bullet 100\%$$

Table 20-9. Examples of UBRR Settings for Commonly Used Oscillator Frequencies

		1 <sub>osc</sub> = 1.0	0000MHz			1 <sub>osc</sub> = 1.8	3432MHz			1 <sub>osc</sub> = 2.0	0000MHz	
Baud Rate	U2X = 0		U2X = 1		U2X = 0		U2X = 1		U2X = 0		U2X = 1	
(bps)	UBRR	Error	UBRR	Error	UBRR	Error	UBRR	Error	UBRR	Error	UBRR	Error
2400	25	0.2%	51	0.2%	47	0.0%	95	0.0%	51	0.2%	103	0.2%
4800	12	0.2%	25	0.2%	23	0.0%	47	0.0%	25	0.2%	51	0.2%
9600	6	-7.0%	12	0.2%	11	0.0%	23	0.0%	12	0.2%	25	0.2%
14.4k	3	8.5%	8	-3.5%	7	0.0%	15	0.0%	8	-3.5%	16	2.1%
19.2k	2	8.5%	6	-7.0%	5	0.0%	11	0.0%	6	-7.0%	12	0.2%
28.8k	1	8.5%	3	8.5%	3	0.0%	7	0.0%	3	8.5%	8	-3.5%
38.4k	1	-18.6%	2	8.5%	2	0.0%	5	0.0%	2	8.5%	6	-7.0%
57.6k	0	8.5%	1	8.5%	1	0.0%	3	0.0%	1	8.5%	3	8.5%
76.8k	-	-	1	-18.6%	1	-25.0%	2	0.0%	1	-18.6%	2	8.5%
115.2k	_	-	0	8.5%	0	0.0%	1	0.0%	0	8.5%	1	8.5%
230.4k	-	-	-	_	_	-	0	0.0%	-	-	-	-
250k	-	-	-	-	-	77.5		1-	-	-	0	0.0%
Max (1)	62.5 kbps 125 kbps		115.2	115.2 kbps 230.4 kbps				125 kbps 250 kbps				

<sup>1.</sup> UBRR = 0, Error = 0.0%



ATmega8A [DATASHEET] 8159E-AVR-02/2013



Table 20-10. Examples of UBRR Settings for Commonly Used Oscillator Frequencies (Continued)

		$f_{\rm osc} = 3.6$	6864MHz			f <sub>osc</sub> = 4.	0000MHz			$f_{\rm osc} = 7.3$	3728MHz		
Baud Rate	U2X = 0		U2X = 1		U2X = 0		U2X = 1		U2X = 0		U2X = 1		
(bps)	UBRR	Error	UBRR	Error	UBRR	Error	UBRR	Error	UBRR	Error	UBRR	Error	
2400	95	0.0%	191	0.0%	103	0.2%	207	0.2%	191	0.0%	383	0.0%	
4800	47	0.0%	95	0.0%	51	0.2%	103	0.2%	95	0.0%	191	0.0%	
9600	23	0.0%	47	0.0%	25	0.2%	51	0.2%	47	0.0%	95	0.0%	
14.4k	15	0.0%	31	0.0%	16	2.1%	34	-0.8%	31	0.0%	63	0.0%	
19.2k	11	0.0%	23	0.0%	12	0.2%	25	0.2%	23	0.0%	47	0.0%	
28.8k	7	0.0%	15	0.0%	8	-3.5%	16	2.1%	15	0.0%	31	0.0%	
38.4k	5	0.0%	11	0.0%	6	-7.0%	12	0.2%	11	0.0%	23	0.0%	
57.6k	3	0.0%	7	0.0%	3	8.5%	8	-3.5%	7	0.0%	15	0.0%	
76.8k	2	0.0%	5	0.0%	2	8.5%	6	-7.0%	5	0.0%	11	0.0%	
115.2k	1	0.0%	3	0.0%	1	8.5%	3	8.5%	3	0.0%	7	0.0%	
230.4k	0	0.0%	1	0.0%	0	8.5%	1	8.5%	1	0.0%	3	0.0%	
250k	0	-7.8%	1	-7.8%	0	0.0%	1	0.0%	1	-7.8%	3	-7.8%	
0.5M	-	9.7	0	-7.8%		77.00	0	0.0%	0	-7.8%	1	-7.8%	
1M	-	-	-	-	-		-	-	-	-	0	-7.8%	
Max (1)	230.4	kbps	460.8	kbps	250	kbps	0.5 N	0.5 Mbps		460.8 kbps		921.6 kbps	

<sup>1.</sup> UBRR = 0, Error = 0.0%





Table 20-11. Examples of UBRR Settings for Commonly Used Oscillator Frequencies (Continued)

		f <sub>osc</sub> = 8.0	0000MHz			$f_{\rm osc} = 11.$	0592 MHz			f <sub>osc</sub> = 14.	7456MHz	
Baud Rate	U2X = 0		U2X = 1		U2X = 0		U2X = 1		U2X = 0		U2X = 1	
(bps)	UBRR	Error	UBRR	Error	UBRR	Error	UBRR	Error	UBRR	Error	UBRR	Error
2400	207	0.2%	416	-0.1%	287	0.0%	575	0.0%	383	0.0%	767	0.0%
4800	103	0.2%	207	0.2%	143	0.0%	287	0.0%	191	0.0%	383	0.0%
9600	51	0.2%	103	0.2%	71	0.0%	143	0.0%	95	0.0%	191	0.0%
14.4k	34	-0.8%	68	0.6%	47	0.0%	95	0.0%	63	0.0%	127	0.0%
19.2k	25	0.2%	51	0.2%	35	0.0%	71	0.0%	47	0.0%	95	0.0%
28.8k	16	2.1%	34	-0.8%	23	0.0%	47	0.0%	31	0.0%	63	0.0%
38.4k	12	0.2%	25	0.2%	17	0.0%	35	0.0%	23	0.0%	47	0.0%
57.6k	8	-3.5%	16	2.1%	11	0.0%	23	0.0%	15	0.0%	31	0.0%
76.8k	6	-7.0%	12	0.2%	8	0.0%	17	0.0%	11	0.0%	23	0.0%
115.2k	3	8.5%	8	-3.5%	5	0.0%	11	0.0%	7	0.0%	15	0.0%
230.4k	1	8.5%	3	8.5%	2	0.0%	5	0.0%	3	0.0%	7	0.0%
250k	1	0.0%	3	0.0%	2	-7.8%	5	-7.8%	3	-7.8%	6	5.3%
0.5M	0	0.0%	1	0.0%			2	-7.8%	1	-7.8%	3	-7.8%
1M	-	-	0	0.0%	-	-0		-	0	-7.8%	1	-7.8%
Max (1)	0.5 Mbps		1 Mbps		691.2 kb	ps	1.3824 Mbps		921.6 kbps		1.8432 Mbps	

<sup>1.</sup> UBRR = 0, Error = 0.0%





Table 20-12. Examples of UBRR Settings for Commonly Used Oscillator Frequencies (Continued)

		$f_{\rm osc} = 16.$	0000MHz			f <sub>osc</sub> = 18.	4320MHz			$f_{\rm osc} = 20$	0000MHz	
Baud Rate	U2X = 0		U2X = 1		U2X = 0		U2X = 1		U2X = 0		U2X = 1	
(bps)	UBRR	Error	UBRR	Error	UBRR	Error	UBRR	Error	UBRR	Error	UBRR	Error
2400	416	-0.1%	832	0.0%	479	0.0%	959	0.0%	520	0.0%	1041	0.0%
4800	207	0.2%	416	-0.1%	239	0.0%	479	0.0%	259	0.2%	520	0.0%
9600	103	0.2%	207	0.2%	119	0.0%	239	0.0%	129	0.2%	259	0.2%
14.4k	68	0.6%	138	-0.1%	79	0.0%	159	0.0%	86	-0.2%	173	-0.2%
19.2k	51	0.2%	103	0.2%	59	0.0%	119	0.0%	64	0.2%	129	0.2%
28.8k	34	-0.8%	68	0.6%	39	0.0%	79	0.0%	42	0.9%	86	-0.2%
38.4k	25	0.2%	51	0.2%	29	0.0%	59	0.0%	32	-1.4%	64	0.2%
57.6k	16	2.1%	34	-0.8%	19	0.0%	39	0.0%	21	-1.4%	42	0.9%
76.8k	12	0.2%	25	0.2%	14	0.0%	29	0.0%	15	1.7%	32	-1.4%
115.2k	8	-3.5%	16	2.1%	9	0.0%	19	0.0%	10	-1.4%	21	-1.4%
230.4k	3	8.5%	8	-3.5%	4	0.0%	9	0.0%	4	8.5%	10	-1.4%
250k	3	0.0%	7	0.0%	4	-7.8%	8	2.4%	4	0.0%	9	0.0%
0.5M	1	0.0%	3	0.0%	-	<del></del>	4	-7.8%	-	-	4	0.0%
1M	0	0.0%	1	0.0%	-	-01	S=	-		-	-0	-
Max (1)	1 Mbps		2 M	bps	1.152 Mbps		2.304 Mbps		1.25 Mbps		2.5 Mbps	

<sup>1.</sup> UBRR = 0, Error = 0.0%





### 21. Two-wire Serial Interface


### 21.1 Features

- . Simple Yet Powerful and Flexible Communication Interface, only two Bus Lines Needed
- Both Master and Slave Operation Supported
- . Device can Operate as Transmitter or Receiver
- 7-bit Address Space Allows up to 128 Different Slave Addresses
- Multi-master Arbitration Support
- . Up to 400kHz Data Transfer Speed
- · Slew-rate Limited Output Drivers
- · Noise Suppression Circuitry Rejects Spikes on Bus Lines
- Fully Programmable Slave Address with General Call Support
- . Address Recognition Causes Wake-up When AVR is in Sleep Mode

#### 21.2 Overview

The TWI module is comprised of several submodules, as shown in Figure 21-1. All registers drawn in a thick line are accessible through the AVR data bus.

Figure 21-1. Overview of the TWI Module



#### 21.2.1 SCL and SDA Pins

These pins interface the AVR TWI with the rest of the MCU system. The output drivers contain a slew-rate limiter in order to conform to the TWI specification. The input stages contain a spike suppression unit removing spikes shorter than 50 ns. Note that the internal pull-ups in the AVR pads can be enabled by setting the PORT bits corre-



ATmega8A [DATASHEET]



sponding to the SCL and SDA pins, as explained in the I/O Port section. The internal pull-ups can in some systems eliminate the need for external ones.

#### 21.2.2 Bit Rate Generator Unit

This unit controls the period of SCL when operating in a Master mode. The SCL period is controlled by settings in the TWI Bit Rate Register (TWBR) and the Prescaler bits in the TWI Status Register (TWSR). Slave operation does not depend on Bit Rate or Prescaler settings, but the CPU clock frequency in the Slave must be at least 16 times higher than the SCL frequency. Note that slaves may prolong the SCL low period, thereby reducing the average TWI bus clock period. The SCL frequency is generated according to the following equation:

SCL frequency = 
$$\frac{\text{CPU Clock frequency}}{16 + 2(\text{TWBR}) \cdot 4^{TWPS}}$$

- TWBR = Value of the TWI Bit Rate Register.
- TWPS = Value of the prescaler bits in the TWI Status Register.

Note: Pull-up resistor values should be selected according to the SCL frequency and the capacitive bus line load. See Table 26-4 on page 229 for value of pull-up resistor."

#### 21.2.3 Bus Interface Unit

This unit contains the Data and Address Shift Register (TWDR), a START/STOP Controller and Arbitration detection hardware. The TWDR contains the address or data bytes to be transmitted, or the address or data bytes received. In addition to the 8-bit TWDR, the Bus Interface Unit also contains a register containing the (N)ACK bit to be transmitted or received. This (N)ACK Register is not directly accessible by the application software. However, when receiving, it can be set or cleared by manipulating the TWI Control Register (TWCR). When in Transmitter mode, the value of the received (N)ACK bit can be determined by the value in the TWSR.

The START/STOP Controller is responsible for generation and detection of START, REPEATED START, and STOP conditions. The START/STOP controller is able to detect START and STOP conditions even when the AVR MCU is in one of the sleep modes, enabling the MCU to wake up if addressed by a Master.

If the TWI has initiated a transmission as Master, the Arbitration Detection hardware continuously monitors the transmission trying to determine if arbitration is in process. If the TWI has lost an arbitration, the Control Unit is informed. Correct action can then be taken and appropriate status codes generated.

#### 21.2.4 Address Match Unit

The Address Match unit checks if received address bytes match the seven-bit address in the TWI Address Register (TWAR). If the TWI General Call Recognition Enable (TWGCE) bit in the TWAR is written to one, all incoming address bits will also be compared against the General Call address. Upon an address match, the Control Unit is informed, allowing correct action to be taken. The TWI may or may not acknowledge its address, depending on settings in the TWCR. The Address Match unit is able to compare addresses even when the AVR MCU is in sleep mode, enabling the MCU to wake up if addressed by a Master. If another interrupt (e.g., INT0) occurs during TWI Power-down address match and wakes up the CPU, the TWI aborts operation and return to it's idle state. If this cause any problems, ensure that TWI Address Match is the only enabled interrupt when entering Power-down.

### 21.2.5 Control Unit

The Control unit monitors the TWI bus and generates responses corresponding to settings in the TWI Control Register (TWCR). When an event requiring the attention of the application occurs on the TWI bus, the TWI Interrupt Flag (TWINT) is asserted. In the next clock cycle, the TWI Status Register (TWSR) is updated with a status code identifying the event. The TWSR only contains relevant status information when the TWI Interrupt Flag is asserted. At all other times, the TWSR contains a special status code indicating that no relevant status information is available. As long as the TWINT Flag is set, the SCL line is held low. This allows the application software to complete its tasks before allowing the TWI transmission to continue.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



The TWINT Flag is set in the following situations:


- · After the TWI has transmitted a START/REPEATED START condition.
- · After the TWI has transmitted SLA+R/W.
- · After the TWI has transmitted an address byte.
- · After the TWI has lost arbitration.
- · After the TWI has been addressed by own slave address or general call.
- · After the TWI has received a data byte.
- · After a STOP or REPEATED START has been received while still addressed as a Slave.

When a bus error has occurred due to an illegal START or STOP condition.

#### 21.3 Two-wire Serial Interface Bus Definition

The Two-wire Serial Interface (TWI) is ideally suited for typical microcontroller applications. The TWI protocol allows the systems designer to interconnect up to 128 different devices using only two bi-directional bus lines, one for clock (SCL) and one for data (SDA). The only external hardware needed to implement the bus is a single pullup resistor for each of the TWI bus lines. All devices connected to the bus have individual addresses, and mechanisms for resolving bus contention are inherent in the TWI protocol.

Figure 21-2. TWI Bus Interconnection



#### 21.3.1 TWI Terminology

The following definitions are frequently encountered in this section.

Table 21-1. TWI Terminology

Term	Description
Master	The device that initiates and terminates a transmission. The Master also generates the SCL clock.
Slave	The device addressed by a Master.
Transmitter	The device placing data on the bus.
Receiver	The device reading data from the bus.

#### 21.3.2 Electrical Interconnection

As depicted in Figure 21-2, both bus lines are connected to the positive supply voltage through pull-up resistors. The bus drivers of all TWI-compliant devices are open-drain or open-collector. This implements a wired-AND function which is essential to the operation of the interface. A low level on a TWI bus line is generated when one or more TWI devices output a zero. A high level is output when all TWI devices tri-state their outputs, allowing the



ATmega8A [DATASHEET] 8159E-AVR-02/2013



pull-up resistors to pull the line high. Note that all AVR devices connected to the TWI bus must be powered in order to allow any bus operation.


The number of devices that can be connected to the bus is only limited by the bus capacitance limit of 400 pF and the 7-bit slave address space. A detailed specification of the electrical characteristics of the TWI is given in "Two-wire Serial Interface Characteristics" on page 229. Two different sets of specifications are presented there, one relevant for bus speeds below 100kHz, and one valid for bus speeds up to 400kHz.

#### 21.4 Data Transfer and Frame Format

#### 21.4.1 Transferring Bits

Each data bit transferred on the TWI bus is accompanied by a pulse on the clock line. The level of the data line must be stable when the clock line is high. The only exception to this rule is for generating start and stop conditions.

Figure 21-3. Data Validity



### 21.4.2 START and STOP Conditions


The Master initiates and terminates a data transmission. The transmission is initiated when the Master issues a START condition on the bus, and it is terminated when the Master issues a STOP condition. Between a START and a STOP condition, the bus is considered busy, and no other master should try to seize control of the bus. A special case occurs when a new START condition is issued between a START and STOP condition. This is referred to as a REPEATED START condition, and is used when the Master wishes to initiate a new transfer without relinquishing control of the bus. After a REPEATED START, the bus is considered busy until the next STOP. This is identical to the START behavior, and therefore START is used to describe both START and REPEATED START for the remainder of this datasheet, unless otherwise noted. As depicted below, START and STOP conditions are signalled by changing the level of the SDA line when the SCL line is high.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



Figure 21-4. START, REPEATED START and STOP conditions



#### 21.4.3 Address Packet Format


All address packets transmitted on the TWI bus are 9 bits long, consisting of 7 address bits, one READ/WRITE control bit and an acknowledge bit. If the READ/WRITE bit is set, a read operation is to be performed, otherwise a write operation should be performed. When a Slave recognizes that it is being addressed, it should acknowledge by pulling SDA low in the ninth SCL (ACK) cycle. If the addressed Slave is busy, or for some other reason can not service the Master's request, the SDA line should be left high in the ACK clock cycle. The Master can then transmit a STOP condition, or a REPEATED START condition to initiate a new transmission. An address packet consisting of a slave address and a READ or a WRITE bit is called SLA+R or SLA+W, respectively.

The MSB of the address byte is transmitted first. Slave addresses can freely be allocated by the designer, but the address 0000 000 is reserved for a general call.

When a general call is issued, all slaves should respond by pulling the SDA line low in the ACK cycle. A general call is used when a Master wishes to transmit the same message to several slaves in the system. When the general call address followed by a Write bit is transmitted on the bus, all slaves set up to acknowledge the general call will pull the SDA line low in the ack cycle. The following data packets will then be received by all the slaves that acknowledged the general call. Note that transmitting the general call address followed by a Read bit is meaningless, as this would cause contention if several slaves started transmitting different data.

All addresses of the format 1111 xxx should be reserved for future purposes.

Figure 21-5. Address Packet Format



### 21.4.4 Data Packet Format


All data packets transmitted on the TWI bus are nine bits long, consisting of one data byte and an acknowledge bit. During a data transfer, the Master generates the clock and the START and STOP conditions, while the Receiver is responsible for acknowledging the reception. An Acknowledge (ACK) is signalled by the Receiver pulling the SDA line low during the ninth SCL cycle. If the Receiver leaves the SDA line high, a NACK is signalled. When the Receiver has received the last byte, or for some reason cannot receive any more bytes, it should inform the Transmitter by sending a NACK after the final byte. The MSB of the data byte is transmitted first.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



Figure 21-6. Data Packet Format




### 21.4.5 Combining Address and Data Packets into a Transmission

A transmission basically consists of a START condition, a SLA+R/W, one or more data packets and a STOP condition. An empty message, consisting of a START followed by a STOP condition, is illegal. Note that the Wired-ANDing of the SCL line can be used to implement handshaking between the Master and the Slave. The Slave can extend the SCL low period by pulling the SCL line low. This is useful if the clock speed set up by the Master is too fast for the Slave, or the Slave needs extra time for processing between the data transmissions. The Slave extending the SCL low period will not affect the SCL high period, which is determined by the Master. As a consequence, the Slave can reduce the TWI data transfer speed by prolonging the SCL duty cycle.

Figure 21-7 shows a typical data transmission. Note that several data bytes can be transmitted between the SLA+R/W and the STOP condition, depending on the software protocol implemented by the application software.

Figure 21-7. Typical Data Transmission



#### 21.5 Multi-master Bus Systems, Arbitration and Synchronization

The TWI protocol allows bus systems with several masters. Special concerns have been taken in order to ensure that transmissions will proceed as normal, even if two or more masters initiate a transmission at the same time. Two problems arise in multi-master systems:

- An algorithm must be implemented allowing only one of the masters to complete the transmission. All other masters should cease transmission when they discover that they have lost the selection process. This selection process is called arbitration. When a contending master discovers that it has lost the arbitration process, it should immediately switch to Slave mode to check whether it is being addressed by the winning master. The fact that multiple masters have started transmission at the same time should not be detectable to the slaves, i.e. the data being transferred on the bus must not be corrupted.
- Different masters may use different SCL frequencies. A scheme must be devised to synchronize the serial clocks from all masters, in order to let the transmission proceed in a lockstep fashion. This will facilitate the arbitration process.




ATmega8A [DATASHEET] 157 8159E-AVR-02/2013



The wired-ANDing of the bus lines is used to solve both these problems. The serial clocks from all masters will be wired-ANDed, yielding a combined clock with a high period equal to the one from the Master with the shortest high period. The low period of the combined clock is equal to the low period of the Master with the longest low period. Note that all masters listen to the SCL line, effectively starting to count their SCL high and low time-out periods when the combined SCL line goes high or low, respectively.

Figure 21-8. SCL Synchronization Between Multiple Masters



Arbitration is carried out by all masters continuously monitoring the SDA line after outputting data. If the value read from the SDA line does not match the value the Master had output, it has lost the arbitration. Note that a Master can only lose arbitration when it outputs a high SDA value while another Master outputs a low value. The losing Master should immediately go to Slave mode, checking if it is being addressed by the winning Master. The SDA line should be left high, but losing masters are allowed to generate a clock signal until the end of the current data or address packet. Arbitration will continue until only one Master remains, and this may take many bits. If several masters are trying to address the same Slave, arbitration will continue into the data packet.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



START

Master A Loses
Arbitration, SDA, ≠ SDA

Master A

SDA from
Master B

SDA Line

Synchronized
SCL Line

Figure 21-9. Arbitration Between Two Masters

Note that arbitration is not allowed between:

- · A REPEATED START condition and a data bit.
- · A STOP condition and a data bit.
- · A REPEATED START and a STOP condition.

It is the user software's responsibility to ensure that these illegal arbitration conditions never occur. This implies that in multi-master systems, all data transfers must use the same composition of SLA+R/W and data packets. In other words: All transmissions must contain the same number of data packets, otherwise the result of the arbitration is undefined.

## 21.6 Using the TWI

The AVR TWI is byte-oriented and interrupt based. Interrupts are issued after all bus events, like reception of a byte or transmission of a START condition. Because the TWI is interrupt-based, the application software is free to carry on other operations during a TWI byte transfer. Note that the TWI Interrupt Enable (TWIE) bit in TWCR together with the Global Interrupt Enable bit in SREG allow the application to decide whether or not assertion of the TWINT Flag should generate an interrupt request. If the TWIE bit is cleared, the application must poll the TWINT Flag in order to detect actions on the TWI bus.


When the TWINT Flag is asserted, the TWI has finished an operation and awaits application response. In this case, the TWI Status Register (TWSR) contains a value indicating the current state of the TWI bus. The application software can then decide how the TWI should behave in the next TWI bus cycle by manipulating the TWCR and TWDR Registers.

Figure 21-10 is a simple example of how the application can interface to the TWI hardware. In this example, a Master wishes to transmit a single data byte to a Slave. This description is quite abstract, a more detailed explanation follows later in this section. A simple code example implementing the desired behavior is also presented.



ATmega8A [DATASHEET] 8159E-AVR-02/2013

Figure 21-10. Interfacing the Application to the TWI in a Typical Transmission



- 1. The first step in a TWI transmission is to transmit a START condition. This is done by writing a specific value into TWCR, instructing the TWI hardware to transmit a START condition. Which value to write is described later on. However, it is important that the TWINT bit is set in the value written. Writing a one to TWINT clears the flag. The TWI will not start any operation as long as the TWINT bit in TWCR is set. Immediately after the application has cleared TWINT, the TWI will initiate transmission of the START condition.
- When the START condition has been transmitted, the TWINT Flag in TWCR is set, and TWSR is updated with a status code indicating that the START condition has successfully been sent.
- 3. The application software should now examine the value of TWSR, to make sure that the START condition was successfully transmitted. If TWSR indicates otherwise, the application software might take some special action, like calling an error routine. Assuming that the status code is as expected, the application must load SLA+W into TWDR. Remember that TWDR is used both for address and data. After TWDR has been loaded with the desired SLA+W, a specific value must be written to TWCR, instructing the TWI hardware to transmit the SLA+W present in TWDR. Which value to write is described later on. However, it is important that the TWINT bit is set in the value written. Writing a one to TWINT clears the flag. The TWI will not start any operation as long as the TWINT bit in TWCR is set. Immediately after the application has cleared TWINT, the TWI will initiate transmission of the address packet.
- 4. When the address packet has been transmitted, the TWINT Flag in TWCR is set, and TWSR is updated with a status code indicating that the address packet has successfully been sent. The status code will also reflect whether a Slave acknowledged the packet or not.
- 5. The application software should now examine the value of TWSR, to make sure that the address packet was successfully transmitted, and that the value of the ACK bit was as expected. If TWSR indicates otherwise, the application software might take some special action, like calling an error routine. Assuming that the status code is as expected, the application must load a data packet into TWDR. Subsequently, a specific value must be written to TWCR, instructing the TWI hardware to transmit the data packet present in TWDR. Which value to write is described later on. However, it is important that the TWINT bit is set in the value written. Writing a one to TWINT clears the flag. The TWI will not start any operation as long as the TWINT bit in TWCR is set. Immediately after the application has cleared TWINT, the TWI will initiate transmission of the data packet.
- 6. When the data packet has been transmitted, the TWINT Flag in TWCR is set, and TWSR is updated with a status code indicating that the data packet has successfully been sent. The status code will also reflect whether a Slave acknowledged the packet or not.
- The application software should now examine the value of TWSR, to make sure that the data packet was successfully transmitted, and that the value of the ACK bit was as expected. If TWSR indicates otherwise,





the application software might take some special action, like calling an error routine. Assuming that the status code is as expected, the application must write a specific value to TWCR, instructing the TWI hardware to transmit a STOP condition. Which value to write is described later on. However, it is important that the TWINT bit is set in the value written. Writing a one to TWINT clears the flag. The TWI will not start any operation as long as the TWINT bit in TWCR is set. Immediately after the application has cleared TWINT, the TWI will initiate transmission of the STOP condition. Note that TWINT is NOT set after a STOP condition has been sent.

Even though this example is simple, it shows the principles involved in all TWI transmissions. These can be summarized as follows:

- When the TWI has finished an operation and expects application response, the TWINT Flag is set. The SCL line is pulled low until TWINT is cleared.
- When the TWINT Flag is set, the user must update all TWI Registers with the value relevant for the next TWI bus cycle. As an example, TWDR must be loaded with the value to be transmitted in the next bus cycle.
- After all TWI Register updates and other pending application software tasks have been completed, TWCR is
  written. When writing TWCR, the TWINT bit should be set. Writing a one to TWINT clears the flag. The TWI will
  then commence executing whatever operation was specified by the TWCR setting.

In the following an assembly and C implementation of the example is given. Note that the code below assumes that several definitions have been made, for example by using include-files.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



	Assembly Code Example	C Example	Comments
1	ldi r16, (1< <twint) (1<<twsta)="" th=""  =""  <=""><th>TWCR = (1&lt;<twint) (1<<twen)<="" (1<<twsta)="" th=""  =""><th>Send START condition</th></twint)></th></twint)>	TWCR = (1< <twint) (1<<twen)<="" (1<<twsta)="" th=""  =""><th>Send START condition</th></twint)>	Send START condition
2	waitl: in r16,TWCR sbrs r16,TWINT	<pre>while (!(TWCR &amp; (1&lt;<twint))) ;<="" pre=""></twint)))></pre>	Wait for TWINT Flag set. This indicates that the START condition has been transmitted
3	rjmp wait1  in r16,TWSR  andi r16, 0xF8  cpi r16, START  brne ERROR	<pre>if ((TWSR &amp; 0xF8) != START)      ERROR();</pre>	Check value of TWI Status Register. Mask prescaler bits. If status different from START go to ERROR
	ldi r16, SLA_W  out TWDR, r16  ldi r16, (1< <twen) out="" r16<="" td="" twcr,=""><td>TWDR = SLA_W; TWCR = (1&lt;<twint) (1<<twen);<="" td=""  =""><td>Load SLA_W into TWDR Register. Clear TWINT bit in TWCR to start transmission of address</td></twint)></td></twen)>	TWDR = SLA_W; TWCR = (1< <twint) (1<<twen);<="" td=""  =""><td>Load SLA_W into TWDR Register. Clear TWINT bit in TWCR to start transmission of address</td></twint)>	Load SLA_W into TWDR Register. Clear TWINT bit in TWCR to start transmission of address
4	wait2: in r16,TWCR sbrs r16,TWINT rjmp wait2	<pre>while (!(TWCR &amp; (1&lt;<twint))) ;<="" pre=""></twint)))></pre>	Wait for TWINT Flag set. This indicates that the SLA+W has been transmitted, and ACK/NACK has been received.
5	in r16,TWSR andi r16, 0xF8 cpi r16, MT_SLA_ACK brne ERROR	<pre>if ((TWSR &amp; 0xF8) != MT_SLA_ACK)</pre>	Check value of TWI Status Register. Mask prescaler bits. If status different from MT_SLA_ACK go to ERROR
	ldi r16, DATA  out TWDR, r16  ldi r16, (1< <twint) (1<<twen)="" out="" r16<="" td="" twcr,=""  =""><td>TWDR = DATA; TWCR = (1&lt;<twint) (1<<twen);<="" td=""  =""><td>Load DATA into TWDR Register. Clear TWINT bit in TWCR to start transmission of data</td></twint)></td></twint)>	TWDR = DATA; TWCR = (1< <twint) (1<<twen);<="" td=""  =""><td>Load DATA into TWDR Register. Clear TWINT bit in TWCR to start transmission of data</td></twint)>	Load DATA into TWDR Register. Clear TWINT bit in TWCR to start transmission of data
6	wait3: in r16,TWCR sbrs r16,TWINT rimp wait3	while (!(TWCR & (1< <twint))) ,<="" td=""><td>Wait for TWINT Flag set. This indicates that the DATA has been transmitted, and ACK/NACK has been received.</td></twint)))>	Wait for TWINT Flag set. This indicates that the DATA has been transmitted, and ACK/NACK has been received.
7	in r16, TWSR andi r16, 0xF8 cpi r16, MT_DATA_ACK brne ERROR	<pre>if ((TWSR &amp; 0xF8) != MT_DATA_ACK) ERROR();</pre>	Check value of TWI Status Register. Mask prescaler bits. If status different from MT_DATA_ACK go to ERROR
	ldi r16, (1< <twint) (1<<twen)="" (1<<twsto)="" out="" r16<="" td="" twcr,=""  =""><td>TWCR = (1&lt;<twint) (1<<twen)="" (1<<twsto);<="" td=""  =""><td>Transmit STOP condition</td></twint)></td></twint)>	TWCR = (1< <twint) (1<<twen)="" (1<<twsto);<="" td=""  =""><td>Transmit STOP condition</td></twint)>	Transmit STOP condition

# 21.6.1 Transmission Modes

The TWI can operate in one of four major modes. These are named Master Transmitter (MT), Master Receiver (MR), Slave Transmitter (ST) and Slave Receiver (SR). Several of these modes can be used in the same application. As an example, the TWI can use MT mode to write data into a TWI EEPROM, MR mode to read the data back from the EEPROM. If other masters are present in the system, some of these might transmit data to the TWI, and then SR mode would be used. It is the application software that decides which modes are legal.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



The following sections describe each of these modes. Possible status codes are described along with figures detailing data transmission in each of the modes. These figures contain the following abbreviations:

S: START condition

Rs: REPEATED START condition

R: Read bit (high level at SDA)

W: Write bit (low level at SDA)

A: Acknowledge bit (low level at SDA)

A: Not acknowledge bit (high level at SDA)

Data: 8-bit data byte P: STOP condition SLA: Slave Address


In Figure 21-12 to Figure 21-8, circles are used to indicate that the TWINT Flag is set. The numbers in the circles show the status code held in TWSR, with the prescaler bits masked to zero. At these points, actions must be taken by the application to continue or complete the TWI transfer. The TWI transfer is suspended until the TWINT Flag is cleared by software.

When the TWINT Flag is set, the status code in TWSR is used to determine the appropriate software action. For each status code, the required software action and details of the following serial transfer are given in Table 21-3 to Table 21-7. Note that the prescaler bits are masked to zero in these tables.

#### 21.6.2 Master Transmitter Mode

In the Master Transmitter mode, a number of data bytes are transmitted to a Slave Receiver (see Figure 21-11). In order to enter a Master mode, a START condition must be transmitted. The format of the following address packet determines whether Master Transmitter or Master Receiver mode is to be entered. If SLA+W is transmitted, MT mode is entered, if SLA+R is transmitted, MR mode is entered. All the status codes mentioned in this section assume that the prescaler bits are zero or are masked to zero.

Figure 21-11. Data Transfer in Master Transmitter Mode



A START condition is sent by writing the following value to TWCR:

TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE
value	1	Х	1	0	Х	1	0	X

TWEN must be set to enable the Two-wire Serial Interface, TWSTA must be written to one to transmit a START condition and TWINT must be written to one to clear the TWINT Flag. The TWI will then test the Two-wire Serial Bus and generate a START condition as soon as the bus becomes free. After a START condition has been trans-



ATmega8A [DATASHEET] 8159E-AVR-02/2013



mitted, the TWINT Flag is set by hardware, and the status code in TWSR will be 0x08 (see Table 21-3). In order to enter MT mode, SLA+W must be transmitted. This is done by writing SLA+W to TWDR. Thereafter the TWINT bit should be cleared (by writing it to one) to continue the transfer. This is accomplished by writing the following value to TWCR:

TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE
value	1	Х	0	0	Х	1	0	Х

When SLA+W have been transmitted and an acknowledgement bit has been received, TWINT is set again and a number of status codes in TWSR are possible. Possible status codes in Master mode are 0x18, 0x20, or 0x38. The appropriate action to be taken for each of these status codes is detailed in Table 21-3.

When SLA+W has been successfully transmitted, a data packet should be transmitted. This is done by writing the data byte to TWDR. TWDR must only be written when TWINT is high. If not, the access will be discarded, and the Write Collision bit (TWWC) will be set in the TWCR Register. After updating TWDR, the TWINT bit should be cleared (by writing it to one) to continue the transfer. This is accomplished by writing the following value to TWCR:

TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN		TWIE
value	1	Х	0	0	х	1	0	х

This scheme is repeated until the last byte has been sent and the transfer is ended by generating a STOP condition or a repeated START condition. A STOP condition is generated by writing the following value to TWCR:

TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE
value	1	Х	0	1	Х	1	0	Х

A REPEATED START condition is generated by writing the following value to TWCR:

TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE
value	1	Х	1	0	Х	1	0	X

Table 21-2. After a repeated START condition (state 0x10) the Two-wire Serial Interface can access the same Slave again, or a new Slave without transmitting a STOP condition. Repeated START enables the Master to switch between Slaves, Master Transmitter mode and Master Receiver mode without losing control of the bus:

Table 21-3. Status codes for Master Transmitter Mode

Status Code		Applica	tion Softw	are Resp	onse		
(TWSR) Prescaler Bits	Status of the Two-wire Serial Bus and Two-wire Serial Inter-	To/from TWDR	To TWCR				1
are 0	face Hardware		STA	STO	TWINT	TWEA	Next Action Taken by TWI Hardware
0×08	A START condition has been transmitted	Load SLA+W	0	0	1	X	SLA+W will be transmitted; ACK or NOT ACK will be received
0x10	A repeated START condition has been transmitted	Load SLA+W or Load SLA+R	0	0	1	x x	SLA+W will be transmitted; ACK or NOT ACK will be received SLA+R will be transmitted; Logic will switch to Master Receiver mode
0x18	SLA+W has been transmitted; ACK has been received	No TWDR action or No TWDR action or	1 0	0	1	x	Data byte will be transmitted and ACK or NOT ACK wi be received Repeated START will be transmitted STOP condition will be transmitted and
		No TWDR action	1	1	1	×	TWSTO Flag will be transmitted and TWSTO Flag will be reset STOP condition followed by a START condition will be transmitted and TWSTO Flag will be reset



ATmega8A [DATASHEET] 8159E-AVR-02/2013



Table 21-3. Status codes for Master Transmitter Mode

0x20	SLA+W has been transmitted; NOT ACK has been received	Load data byte or	0	0	1	Х	Data byte will be transmitted and ACK or NOT ACK will be received
		No TWDR action or	1	0	1	X	Repeated START will be transmitted
		No TWDR action or	0	1	1	X	STOP condition will be transmitted and TWSTO Flag will be reset
		No TWDR action	1	1	1	×	STOP condition followed by a START condition will be transmitted and TWSTO Flag will be reset
0×28	Data byte has been transmitted; ACK has been received	Load data byte or	0	0	1	х	Data byte will be transmitted and ACK or NOT ACK will be received
		No TWDR action or	1	0	1	X	Repeated START will be transmitted
		No TWDR action or	0	1	1	х	STOP condition will be transmitted and TWSTO Flag will be reset
		No TWDR action	1	1	1	х	STOP condition followed by a START condition will be transmitted and TWSTO Flag will be reset
0×30	Data byte has been transmitted; NOT ACK has been received	Load data byte or	0	0	1	х	Data byte will be transmitted and ACK or NOT ACK will be received
		No TWDR action or	1	0	1	X	Repeated START will be transmitted
		No TWDR action or	0	1	1	х	STOP condition will be transmitted and TWSTO Flag will be reset
		No TWDR action	1	1	1	х	STOP condition followed by a START condition will be transmitted and TWSTO Flag will be reset
0x38	Arbitration lost in SLA+W or data bytes	No TWDR action or	0	0	1	х	Two-wire Serial Bus will be released and not addressed Slave mode entered
	V7#10011	No TWDR action	1	0	1	X	A START condition will be transmitted when the bus be- comes free






Figure 21-12. Formats and States in the Master Transmitter Mode

## 21.6.3 Master Receiver Mode


In the Master Receiver mode, a number of data bytes are received from a Slave Transmitter (see Figure 21-13). In order to enter a Master mode, a START condition must be transmitted. The format of the following address packet determines whether Master Transmitter or Master Receiver mode is to be entered. If SLA+W is transmitted, MT mode is entered, if SLA+R is transmitted, MR mode is entered. All the status codes mentioned in this section assume that the prescaler bits are zero or are masked to zero.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



Figure 21-13. Data Transfer in Master Receiver Mode



A START condition is sent by writing the following value to TWCR:

TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE
value	1	Х	1	0	Х	1	0	X

TWEN must be written to one to enable the Two-wire Serial Interface, TWSTA must be written to one to transmit a START condition and TWINT must be set to clear the TWINT Flag. The TWI will then test the Two-wire Serial Bus and generate a START condition as soon as the bus becomes free. After a START condition has been transmitted, the TWINT Flag is set by hardware, and the status code in TWSR will be 0x08 (See Table 21-3). In order to enter MR mode, SLA+R must be transmitted. This is done by writing SLA+R to TWDR. Thereafter the TWINT bit should be cleared (by writing it to one) to continue the transfer. This is accomplished by writing the following value to TWCR:

TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE	
value	1	Х	0	0	Х	1	0	Х	

When SLA+R have been transmitted and an acknowledgement bit has been received, TWINT is set again and a number of status codes in TWSR are possible. Possible status codes in Master mode are 0x38, 0x40, or 0x48. The appropriate action to be taken for each of these status codes is detailed in Table 21-4. Received data can be read from the TWDR Register when the TWINT Flag is set high by hardware. This scheme is repeated until the last byte has been received. After the last byte has been received, the MR should inform the ST by sending a NACK after the last received data byte. The transfer is ended by generating a STOP condition or a repeated START condition. A STOP condition is generated by writing the following value to TWCR:

TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	121	TWIE
value	1	Х	0	1	Х	1	0	Х

A REPEATED START condition is generated by writing the following value to TWCR:

TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN		TWIE
value	1	Х	1	0	Х	1	0	Х

After a repeated START condition (state 0x10) the Two-wire Serial Interface can access the same Slave again, or a new Slave without transmitting a STOP condition. Repeated START enables the Master to switch between Slaves, Master Transmitter mode and Master Receiver mode without losing control over the bus.




ATmega8A [DATASHEET] 8159E-AVR-02/2013



Table 21-4. Status codes for Master Receiver Mode

Status Code		Applica	tion Softv	vare Resp	onse		
(TWSR)	Status of the Two-wire Serial			То	TWCR		
Prescaler Bits are 0	Bus and Two-wire Serial Inter- face Hardware	To/from TWDR	STA	STO	TWINT	TWEA	Next Action Taken by TWI Hardware
0x08	A START condition has been transmitted	Load SLA+R	0	0	1	х	SLA+R will be transmitted ACK or NOT ACK will be received
0x10	A repeated START condition has been transmitted	Load SLA+R or Load SLA+W	0	0	1	x x	SLA+R will be transmitted ACK or NOT ACK will be received SLA+W will be transmitted Logic will switch to Master Transmitter mode
0x38	Arbitration lost in SLA+R or NOT ACK bit	No TWDR action or No TWDR action	1	0	1	x x	Two-wire Serial Bus will be released and not addressed Slave mode will be entered A START condition will be transmitted when the bus becomes free
0x40	SLA+R has been transmitted; ACK has been received	No TWDR action or No TWDR action	0	0	1 1	0	Data byte will be received and NOT ACK will be returned Data byte will be received and ACK will be returned
0x48	SLA+R has been transmitted; NOT ACK has been received	No TWDR action or No TWDR action or No TWDR action	1 0	0 1	1 1	x x x	Repeated START will be transmitted STOP condition will be transmitted and TWSTO Flag will be reset STOP condition followed by a START condition will be transmitted and TWSTO Flag will be reset
0x50	Data byte has been received; ACK has been returned	Read data byte or Read data byte	0	0	1	0	Data byte will be received and NOT ACK will be returned Data byte will be received and ACK will be returned
0x58	Data byte has been received; NOT ACK has been returned	Read data byte or Read data byte or Read data byte	1 0	0 1 1	1	X X	Repeated START will be transmitted STOP condition will be transmitted and TWSTO Flag will be reset STOP condition followed by a START condition will be transmitted and TWSTO Flag will be reset

Figure 21-14. Formats and States in the Master Receiver Mode








#### 21.6.4 Slave Receiver Mode

In the Slave Receiver mode, a number of data bytes are received from a Master Transmitter (see Figure 21-5). All the status codes mentioned in this section assume that the prescaler bits are zero or are masked to zero.

Table 21-5. Data transfer in Slave Receiver mode



To initiate the Slave Receiver mode, TWAR and TWCR must be initialized as follows:

TWAR	TWA6	TWA5	TWA4	TWA3	TWA2	TWA1	TWA0	TWGCE
value			Device	's Own Slave A	ddress			

The upper 7 bits are the address to which the Two-wire Serial Interface will respond when addressed by a Master. If the LSB is set, the TWI will respond to the general call address (0x00), otherwise it will ignore the general call address.

TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN		TWIE
value	0	1	0	0	0	1	0	Х

TWEN must be written to one to enable the TWI. The TWEA bit must be written to one to enable the acknowledgement of the device's own slave address or the general call address. TWSTA and TWSTO must be written to zero.

When TWAR and TWCR have been initialized, the TWI waits until it is addressed by its own slave address (or the general call address if enabled) followed by the data direction bit. If the direction bit is "0" (write), the TWI will operate in SR mode, otherwise ST mode is entered. After its own slave address and the write bit have been received, the TWINT Flag is set and a valid status code can be read from TWSR. The status code is used to determine the appropriate software action. The appropriate action to be taken for each status code is detailed in Table 21-6. The Slave Receiver mode may also be entered if arbitration is lost while the TWI is in the Master mode (see states 0x68 and 0x78).

If the TWEA bit is reset during a transfer, the TWI will return a "Not Acknowledge" ("1") to SDA after the next received data byte. This can be used to indicate that the Slave is not able to receive any more bytes. While TWEA is zero, the TWI does not acknowledge its own slave address. However, the Two-wire Serial Bus is still monitored and address recognition may resume at any time by setting TWEA. This implies that the TWEA bit may be used to temporarily isolate the TWI from the Two-wire Serial Bus.

In all sleep modes other than Idle mode, the clock system to the TWI is turned off. If the TWEA bit is set, the interface can still acknowledge its own slave address or the general call address by using the Two-wire Serial Bus clock as a clock source. The part will then wake up from sleep and the TWI will hold the SCL clock low during the wake up and until the TWINT Flag is cleared (by writing it to one). Further data reception will be carried out as normal, with the AVR clocks running as normal. Observe that if the AVR is set up with a long start-up time, the SCL line may be held low for a long time, blocking other data transmissions.

Note that the Two-wire Serial Interface Data Register – TWDR does not reflect the last byte present on the bus when waking up from these Sleep modes.



ATmega8A [DATASHEET]
8159E-AVR-02/2013



Table 21-6. Status Codes for Slave Receiver Mode

Status Code	Park and the state of the state	Applica	tion Softw	are Resp	onse		
(TWSR) Prescaler Bits	Status of the Two-wire Serial Bus and Two-wire Serial Interface	To/from TWDR		-	WCR .		
ire 0	Hardware	TOTION TOUCK	STA	STO	TWINT	TWEA	Next Action Taken by TWI Hardware
0x60	Own SLA+W has been received; ACK has been returned	No TWDR action or	Х	0	1	0	Data byte will be received and NOT ACK will be returned
		No TWDR action	X	0	1	1	Data byte will be received and ACK will be returned
x68	Arbitration lost in SLA+R/W as Master; own SLA+W has been	No TWDR action or	X	0	1	0	Data byte will be received and NOT ACK will be returned
	received; ACK has been returned	No TWDR action	Х	0	1		Data byte will be received and ACK will be returned
x70	General call address has been received; ACK has been returned	No TWDR action or No TWDR action	x	0	1	0	Data byte will be received and NOT ACK will be returned Data byte will be received and ACK will be returned
. 70	Arbitration lost in SLA+R/W as		X	0	1	0	
0x78	Master; General call address has been received; ACK has been returned	No TWDR action or No TWDR action	x	0	1	1	Data byte will be received and NOT ACK will be returned Data byte will be received and ACK will be returned
0x80	Previously addressed with own SLA+W; data has been received;	Read data byte or	х	0	1	0	Data byte will be received and NOT ACK will be returned
	ACK has been returned	Read data byte	X	0	1	1	Data byte will be received and ACK will be returned
0×88	Previously addressed with own SLA+W; data has been received;	Read data byte or	0	0	1	0	Switched to the not addressed Slave mode; no recognition of own SLA or GCA
	NOT ACK has been returned	Read data byte or	0	0	1	1	Switched to the not addressed Slave mode; own SLA will be recognized; GCA will be recognized if TWGCE = "1"
		Read data byte or	1	0	1	0	Switched to the not addressed Slave mode; no recognition of own SLA or GCA; a START condition will be transmitted when the bu
		Read data byte	1	0	1	1	becomes free Switched to the not addressed Slave mode; own SLA will be recognized; GGA will be recognized if TWGCE = "1"; a START condition will be transmitted when the bu becomes free
0x90	Previously addressed with	Read data byte or	х	0	1	0	Data byte will be received and NOT ACK will be
	general call; data has been re-						returned
	ceived; ACK has been returned	Read data byte	Х	0	1	1	Data byte will be received and ACK will be returned
)×98	Previously addressed with general call; data has been received; NOT ACK has been	Read data byte or Read data byte or	0	0	1	0	Switched to the not addressed Slave mode; no recognition of own SLA or GCA Switched to the not addressed Slave mode;
	returned	Read data byte of	0.00:	1000			own SLA will be recognized; GCA will be recognized if TWGCE = "1"
		Read data byte or	1	0	1	0	Switched to the not addressed Slave mode; no recognition of own SLA or GCA; a START condition will be transmitted when the bulbecomes free
		Read data byte	1	0	1	1	Switched to the not addressed Slave mode; own SLA will be recognized; GCA will be recognized if TWGCE = "1"; a START condition will be transmitted when the bu becomes free
0xA0	A STOP condition or repeated START condition has been	No action	0	0	1	0	Switched to the not addressed Slave mode; no recognition of own SLA or GCA
	received while still addressed as Slave		0	0	1	1	Switched to the not addressed Slave mode; own SLA will be recognized; GCA will be recognized if TWGCE = "1"
			1	0	1	0	Switched to the not addressed Slave mode; no recognition of own SLA or GCA; a START condition will be transmitted when the bu becomes free
			1	0	1	1	Switched to the not addressed Slave mode; own SLA will be recognized; GCA will be recognized if TWGCE = "1"; a START condition will be transmitted when the bu becomes free






SLA DATA (\$60) (\$A0) Last data byte received is not acknowledged PorS Arbitration lost as master and addressed as slave DATA \$70 \$90 (\$A0) Last data byte received is not acknowledged Arbitration lost as master and addressed as slave by general call DATA From master to slave This number (contained in TWSR) corresponds to a defined state of the Two-Wire Serial Bus. The prescaler bits are zero or masked to zero.

Figure 21-15. Formats and States in the Slave Receiver Mode

## 21.6.5 Slave Transmitter Mode

In the Slave Transmitter mode, a number of data bytes are transmitted to a Master Receiver (see Figure 21-16). All the status codes mentioned in this section assume that the prescaler bits are zero or are masked to zero.

Figure 21-16. Data Transfer in Slave Transmitter Mode



To initiate the Slave Transmitter mode, TWAR and TWCR must be initialized as follows:

TWAR	TWA6	TWA5	TWA4	TWA3	TWA2	TWA1	TWA0	TWGCE
value			Device	's Own Slave	Address			



ATmega8A [DATASHEET] 8159E-AVR-02/2013



The upper seven bits are the address to which the Two-wire Serial Interface will respond when addressed by a Master. If the LSB is set, the TWI will respond to the general call address (0x00), otherwise it will ignore the general call address.

TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE
value	0	1	0	0	0	1	0	Х

TWEN must be written to one to enable the TWI. The TWEA bit must be written to one to enable the acknowledgement of the device's own slave address or the general call address. TWSTA and TWSTO must be written to zero.

When TWAR and TWCR have been initialized, the TWI waits until it is addressed by its own slave address (or the general call address if enabled) followed by the data direction bit. If the direction bit is "1" (read), the TWI will operate in ST mode, otherwise SR mode is entered. After its own slave address and the write bit have been received, the TWINT Flag is set and a valid status code can be read from TWSR. The status code is used to determine the appropriate software action. The appropriate action to be taken for each status code is detailed in Table 21-7. The Slave Transmitter mode may also be entered if arbitration is lost while the TWI is in the Master mode (see state 0xB0).

If the TWEA bit is written to zero during a transfer, the TWI will transmit the last byte of the transfer. State 0xC0 or state 0xC8 will be entered, depending on whether the Master Receiver transmits a NACK or ACK after the final byte. The TWI is switched to the not addressed Slave mode, and will ignore the Master if it continues the transfer. Thus the Master Receiver receives all "1" as serial data. State 0xC8 is entered if the Master demands additional data bytes (by transmitting ACK), even though the Slave has transmitted the last byte (TWEA zero and expecting NACK from the Master).

While TWEA is zero, the TWI does not respond to its own slave address. However, the Two-wire Serial Bus is still monitored and address recognition may resume at any time by setting TWEA. This implies that the TWEA bit may be used to temporarily isolate the TWI from the Two-wire Serial Bus.

In all sleep modes other than Idle mode, the clock system to the TWI is turned off. If the TWEA bit is set, the interface can still acknowledge its own slave address or the general call address by using the Two-wire Serial Bus clock as a clock source. The part will then wake up from sleep and the TWI will hold the SCL clock will low during the wake up and until the TWINT Flag is cleared (by writing it to one). Further data transmission will be carried out as normal, with the AVR clocks running as normal. Observe that if the AVR is set up with a long start-up time, the SCL line may be held low for a long time, blocking other data transmissions.

Note that the Two-wire Serial Interface Data Register – TWDR does not reflect the last byte present on the bus when waking up from these sleep modes.




ATmega8A [DATASHEET] 8159E-AVR-02/2013



Table 21-7. Status Codes for Slave Transmitter Mode

Status Code		Applica	tion Softv	rare Resp	onse		
(TWSR)	Status of the Two-wire Serial Bus and Two-wire Serial Interface			To	TWCR		
Prescaler Bits are 0	Hardware	To/from TWDR	STA	STO	TWINT	TWEA	Next Action Taken by TWI Hardware
0xA8	Own SLA+R has been received; ACK has been returned	Load data byte or Load data byte	x x	0	1	0	Last data byte will be transmitted and NOT ACK should be received Data byte will be transmitted and ACK should be re- ceived
0×B0	Arbitration lost in SLA+RW as Master; own SLA+R has been received; ACK has been returned	Load data byte or Load data byte	x x	0	1	0	Last data byte will be transmitted and NOT ACK should be received Data byte will be transmitted and ACK should be re- ceived
0×B8	Data byte in TWDR has been transmitted; ACK has been received	Load data byte or Load data byte	x x	0	1	0	Last data byte will be transmitted and NOT ACK should be received Data byte will be transmitted and ACK should be re- ceived
0xC0	Data byte in TWDR has been transmitted; NOT ACK has been received	No TWDR action or No TWDR action or No TWDR action or No TWDR action	0 0 1	0 0 0	1 1 1	0 1 0	Switched to the not addressed Slave mode; no recognition of own SLA or GCA Switched to the not addressed Slave mode; own SLA will be recognized; GCA will be recognized; GCA will be recognized; TWGCE = "1" Switched to the not addressed Slave mode; no recognition of own SLA or GCA; a START condition will be transmitted when the bus becomes free Switched to the not addressed Slave mode; own SLA will be recognized; GCA will be recognized; a START condition will be transmitted when the bus becomes free
0xC8	Last data byte in TWDR has been transmitted (TWEA = "0"); ACK has been received	No TWDR action or No TWDR action or No TWDR action or	0 0 1	0 0 0	1 1 1	0 1 0	Switched to the not addressed Slave mode; no recognition of own SLA or GCA Switched to the not addressed Slave mode; own SLA will be recognized; GGA will be recognized; GGA will be recognized if TWGCE = "1" Switched to the not addressed Slave mode; no recognition of own SLA or GCA; a START condition will be transmitted when the bus becomes free Switched to the not addressed Slave mode; own SLA will be recognized; GGA will be recognized; a START condition will be transmitted when the bus becomes free story interference in the story of the story o

Table 21-8. Formats and States in the Slave Transmitter Mode







#### 21.6.6 Miscellaneous States

There are two status codes that do not correspond to a defined TWI state, see Table 21-9.

Status 0xF8 indicates that no relevant information is available because the TWINT Flag is not set. This occurs between other states, and when the TWI is not involved in a serial transfer.

Status 0x00 indicates that a bus error has occurred during a Two-wire Serial Bus transfer. A bus error occurs when a START or STOP condition occurs at an illegal position in the format frame. Examples of such illegal positions are during the serial transfer of an address byte, a data byte, or an acknowledge bit. When a bus error occurs, TWINT is set. To recover from a bus error, the TWSTO Flag must set and TWINT must be cleared by writing a logic one to it. This causes the TWI to enter the not addressed Slave mode and to clear the TWSTO Flag (no other bits in TWCR are affected). The SDA and SCL lines are released, and no STOP condition is transmitted.

Table 21-9. Miscellaneous States

Status Code	edation (e.g.) - the resource and sales of a performance of the	Applic	ation Softv	vare Resp	oonse		
(TWSR)	Status of the Two-wire Serial			То	TWCR		
ire 0 t	Bus and Two-wire Serial Inter- face Hardware	To/from TWDR	STA	STO	TWINT	TWEA	Next Action Taken by TWI Hardware
0xF8	No relevant state information available; TWINT = "0"	No TWDR action		No TW	CR action		Wait or proceed current transfer
0x00	Bus error due to an illegal START or STOP condition	No TWDR action	0	1	1	x	Only the internal hardware is affected, no STOP condition is sent on the bus. In all cases, the bus is released and TWSTO is cleared.


#### 21.6.7 Combining Several TWI Modes

In some cases, several TWI modes must be combined in order to complete the desired action. Consider for example reading data from a serial EEPROM. Typically, such a transfer involves the following steps:

- 1. The transfer must be initiated.
- 2. The EEPROM must be instructed what location should be read.
- 3. The reading must be performed.
- 4. The transfer must be finished.

Note that data is transmitted both from Master to Slave and vice versa. The Master must instruct the Slave what location it wants to read, requiring the use of the MT mode. Subsequently, data must be read from the Slave, implying the use of the MR mode. Thus, the transfer direction must be changed. The Master must keep control of the bus during all these steps, and the steps should be carried out as an atomical operation. If this principle is violated in a multimaster system, another Master can alter the data pointer in the EEPROM between steps 2 and 3, and the Master will read the wrong data location. Such a change in transfer direction is accomplished by transmitting a REPEATED START between the transmission of the address byte and reception of the data. After a REPEATED START, the Master keeps ownership of the bus. The following figure shows the flow in this transfer.

Figure 21-17. Combining Several TWI Modes to Access a Serial EEPROM



## 21.7 Multi-master Systems and Arbitration

If multiple masters are connected to the same bus, transmissions may be initiated simultaneously by one or more of them. The TWI standard ensures that such situations are handled in such a way that one of the masters will be




ATmega8A [DATASHEET] 8159E-AVR-02/2013



allowed to proceed with the transfer, and that no data will be lost in the process. An example of an arbitration situation is depicted below, where two masters are trying to transmit data to a Slave Receiver.

Figure 21-18. An Arbitration Example




Several different scenarios may arise during arbitration, as described below:

- Two or more masters are performing identical communication with the same Slave. In this case, neither the Slave nor any of the masters will know about the bus contention.
- Two or more masters are accessing the same Slave with different data or direction bit. In this case, arbitration
  will occur, either in the READ/WRITE bit or in the data bits. The masters trying to output a one on SDA while
  another Master outputs a zero will lose the arbitration. Losing masters will switch to not addressed Slave mode
  or wait until the bus is free and transmit a new START condition, depending on application software action.
- Two or more masters are accessing different slaves. In this case, arbitration will occur in the SLA bits. Masters trying to output a one on SDA while another Master outputs a zero will lose the arbitration. Masters losing arbitration in SLA will switch to Slave mode to check if they are being addressed by the winning Master. If addressed, they will switch to SR or ST mode, depending on the value of the READ/WRITE bit. If they are not being addressed, they will switch to not addressed Slave mode or wait until the bus is free and transmit a new START condition, depending on application software action.

This is summarized in Figure 21-19. Possible status values are given in circles.

Figure 21-19. Possible Status Codes Caused by Arbitration





ATmega8A [DATASHEET] 8159E-AVR-02/2013



### 21.8 Register Description

### 21.8.1 TWBR - TWI Bit Rate Register

Bit	7	6	5	4	3	2	1	0	
	TWBR7	TWBR6	TWBR5	TWBR4	TWBR3	TWBR2	TWBR1	TWBR0	TWBR
Read/Write	R/W								
Initial Value	0	0	0	0	0	0	0	0	

### . Bits 7:0 - TWI Bit Rate Register

TWBR selects the division factor for the bit rate generator. The bit rate generator is a frequency divider which generates the SCL clock frequency in the Master modes. See "Bit Rate Generator Unit" on page 153 for calculating bit rates

#### 21.8.2 TWCR - TWI Control Register

Bit	7	6	5	4	3	2	1	0	
	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE	TWCR
Read/Write	RM	RAW	R/W	R/W	R	RAW	R	R/W	
Initial Value	0	0	0	0	0	0	0	0	

The TWCR is used to control the operation of the TWI. It is used to enable the TWI, to initiate a Master access by applying a START condition to the bus, to generate a Receiver acknowledge, to generate a stop condition, and to control halting of the bus while the data to be written to the bus are written to the TWDR. It also indicates a write collision if data is attempted written to TWDR while the register is inaccessible.

### . Bit 7 - TWINT: TWI Interrupt Flag

This bit is set by hardware when the TWI has finished its current job and expects application software response. If the I-bit in SREG and TWIE in TWCR are set, the MCU will jump to the TWI Interrupt Vector. While the TWINT Flag is set, the SCL low period is stretched. The TWINT Flag must be cleared by software by writing a logic one to it. Note that this flag is not automatically cleared by hardware when executing the interrupt routine. Also note that clearing this flag starts the operation of the TWI, so all accesses to the TWI Address Register (TWAR), TWI Status Register (TWSR), and TWI Data Register (TWDR) must be complete before clearing this flag.

#### . Bit 6 - TWEA: TWI Enable Acknowledge Bit

The TWEA bit controls the generation of the acknowledge pulse. If the TWEA bit is written to one, the ACK pulse is generated on the TWI bus if the following conditions are met:

- 1. The device's own slave address has been received.
- 2. A general call has been received, while the TWGCE bit in the TWAR is set.
- 3. A data byte has been received in Master Receiver or Slave Receiver mode.

By writing the TWEA bit to zero, the device can be virtually disconnected from the Two-wire Serial Bus temporarily. Address recognition can then be resumed by writing the TWEA bit to one again.

#### . Bit 5 - TWSTA: TWI START Condition Bit

The application writes the TWSTA bit to one when it desires to become a Master on the Two-wire Serial Bus. The TWI hardware checks if the bus is available, and generates a START condition on the bus if it is free. However, if the bus is not free, the TWI waits until a STOP condition is detected, and then generates a new START condition to claim the bus Master status. TWSTA must be cleared by software when the START condition has been transmitted.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



#### . Bit 4 - TWSTO: TWI STOP Condition Bit

Writing the TWSTO bit to one in Master mode will generate a STOP condition on the Two-wire Serial Bus. When the STOP condition is executed on the bus, the TWSTO bit is cleared automatically. In Slave mode, setting the TWSTO bit can be used to recover from an error condition. This will not generate a STOP condition, but the TWI returns to a well-defined unaddressed Slave mode and releases the SCL and SDA lines to a high impedance state.

### . Bit 3 - TWWC: TWI Write Collision Flag

The TWWC bit is set when attempting to write to the TWI Data Register – TWDR when TWINT is low. This flag is cleared by writing the TWDR Register when TWINT is high.

#### . Bit 2 - TWEN: TWI Enable Bit

The TWEN bit enables TWI operation and activates the TWI interface. When TWEN is written to one, the TWI takes control over the I/O pins connected to the SCL and SDA pins, enabling the slew-rate limiters and spike filters. If this bit is written to zero, the TWI is switched off and all TWI transmissions are terminated, regardless of any ongoing operation.

### · Bit 1 - Res: Reserved Bit

This bit is a reserved bit and will always read as zero.

### • Bit 0 - TWIE: TWI Interrupt Enable

When this bit is written to one, and the I-bit in SREG is set, the TWI interrupt request will be activated for as long as the TWINT Flag is high.

### 21.8.3 TWI Status Register - TWSR

Bit	7	6	5	4	3	2	1	0	
	TWS7	TWS6	TWS5	TWS4	TWS3	-	TWPS1	TWPS0	TWSR
Read/Write	R	R	R	R	R	R	R/W	RW	
Initial Value	1	1	1	1	1	0	0	0	

#### . Bits 7:3 - TWS: TWI Status

These 5 bits reflect the status of the TWI logic and the Two-wire Serial Bus. The different status codes are described later in this section. Note that the value read from TWSR contains both the 5-bit status value and the 2-bit prescaler value. The application designer should mask the prescaler bits to zero when checking the Status bits. This makes status checking independent of prescaler setting. This approach is used in this datasheet, unless otherwise noted.

## · Bit 2 - Res: Reserved Bit

This bit is reserved and will always read as zero.

### . Bits 1:0 - TWPS: TWI Prescaler Bits

These bits can be read and written, and control the bit rate prescaler.

Table 21-10. TWI Bit Rate Prescaler

TWPS1	TWPS0	Prescaler Value	
0	0	1	8
0	1	4	
1	0	16	
1	1	64	

To calculate bit rates, see "Bit Rate Generator Unit" on page 153. The value of TWPS1:0 is used in the equation.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



### 21.8.4 TWDR - TWI Data Register

Bit	7	6	5	4	3	2	1	0	
	TWD7	TWD6	TWD5	TWD4	TWD3	TWD2	TWD1	TWD0	TWDR
Read/Write	R/W								
Initial Value	1	1	1	1	1	1	1	1	

In Transmit mode, TWDR contains the next byte to be transmitted. In Receive mode, the TWDR contains the last byte received. It is writable while the TWI is not in the process of shifting a byte. This occurs when the TWI Interrupt Flag (TWINT) is set by hardware. Note that the Data Register cannot be initialized by the user before the first interrupt occurs. The data in TWDR remains stable as long as TWINT is set. While data is shifted out, data on the bus is simultaneously shifted in. TWDR always contains the last byte present on the bus, except after a wake up from a sleep mode by the TWI interrupt. In this case, the contents of TWDR is undefined. In the case of a lost bus arbitration, no data is lost in the transition from Master to Slave. Handling of the ACK bit is controlled automatically by the TWI logic, the CPU cannot access the ACK bit directly.

## • Bits 7:0 - TWD: TWI Data Register

These eight bits constitute the next data byte to be transmitted, or the latest data byte received on the Two-wire Serial Bus.

#### 21.8.5 TWAR - TWI (Slave) Address Register

Bit	7	6	5	4	3	2	1	0	
	TWA6	TWA5	TWA4	TWA3	TWA2	TWA1	TWA0	TWGCE	TWAR
Read/Write	RM	R/W	R/W	R/W	R/W	RW	R/W	RW	
Initial Value	1	1	1	1	1	1	1	0	

The TWAR should be loaded with the 7-bit Slave address (in the seven most significant bits of TWAR) to which the TWI will respond when programmed as a Slave Transmitter or Receiver, and not needed in the Master modes. In multimaster systems, TWAR must be set in masters which can be addressed as Slaves by other Masters.

The LSB of TWAR is used to enable recognition of the general call address (0x00). There is an associated address comparator that looks for the slave address (or general call address if enabled) in the received serial address. If a match is found, an interrupt request is generated.

### • Bits 7:1 - TWA: TWI (Slave) Address Register

These seven bits constitute the slave address of the TWI unit.

## • Bit 0 - TWGCE: TWI General Call Recognition Enable Bit

If set, this bit enables the recognition of a General Call given over the Two-wire Serial Bus.



ATmega8A [DATASHEET] 8159E-AVR-02/2013




## 22. Analog Comparator

#### 22.1 Overview

The Analog Comparator compares the input values on the positive pin AlN0 and negative pin AlN1. When the voltage on the positive pin AlN1 is higher than the voltage on the negative pin AlN1, the Analog Comparator Output, ACO, is set. The comparator's output can be set to trigger the Timer/Counter1 Input Capture function. In addition, the comparator can trigger a separate interrupt, exclusive to the Analog Comparator. The user can select Interrupt triggering on comparator output rise, fall or toggle. A block diagram of the comparator and its surrounding logic is shown in Figure 22-1.

Figure 22-1. Analog Comparator Block Diagram<sup>(2)</sup>



Notes: 1. See Table 22-1 on page 179.

2. Refer to "Pin Configurations" on page 2 and Table 13-8 on page 61 for Analog Comparator pin placement.

## 22.2 Analog Comparator Multiplexed Input

It is possible to select any of the ADC7:0<sup>(1)</sup> pins to replace the negative input to the Analog Comparator. The ADC multiplexer is used to select this input, and consequently the ADC must be switched off to utilize this feature. If the Analog Comparator Multiplexer Enable bit (ACME in SFIOR) is set and the ADC is switched off (ADEN in ADCSRA is zero), MUX2:0 in ADMUX select the input pin to replace the negative input to the Analog Comparator, as shown in Table 22-1. If ACME is cleared or ADEN is set, AIN1 is applied to the negative input to the Analog Comparator.

Table 22-1. Analog Comparator Multiplexed Input(1)

ACME	ADEN	MUX2:0	Analog Comparator Negative Input	
0	х	xxx	AIN1	
1	1	xxx	AIN1	
1	0	000	ADC0	



ATmega8A [DATASHEET] 8159E-AVR-02/2013



Table 22-1. Analog Comparator Multiplexed Input<sup>(1)</sup>

ACME	ADEN	MUX2:0	Analog Comparator Negative Input	
1	0	001	ADC1	
1	0	010	ADC2	
1	0	011	ADC3	
1	0	100	ADC4	
1	0	101	ADC5	
1	0	110	ADC6	
1	0	111	ADC7	

Note: 1. ADC7:6 are only available in TQFP and QFN/MLF Package.

## 22.3 Register Description

#### 22.3.1 SFIOR – Special Function IO Register

Bit	7	6	5	4	3	2	1	0	
	-	-	-	-	ACME	PUD	PSR2	PSR10	SFIOR
Read/Write	R	R	R	R	R/W	R/W	RAV	R/W	
Initial Value	0	0	0	0	0	0	0	0	

#### • Bit 3 - ACME: Analog Comparator Multiplexer Enable

When this bit is written logic one and the ADC is switched off (ADEN in ADCSRA is zero), the ADC multiplexer selects the negative input to the Analog Comparator. When this bit is written logic zero, AlN1 is applied to the negative input of the Analog Comparator. For a detailed description of this bit, see "Analog Comparator Multiplexed Input" on page 179.

#### 22.3.2 ACSR – Analog Comparator Control and Status Register

Bit	7	6	5	4	3	2	1	0	
	ACD	ACBG	ACO	ACI	ACIE	ACIC	ACIS1	ACIS0	ACSR
Read/Write	RM	RAW	R	R/W	R/W	RM	R/W	RW	•
Initial Value	0	0	N/A	0	0	0	0	0	

### • Bit 7 - ACD: Analog Comparator Disable

When this bit is written logic one, the power to the Analog Comparator is switched off. This bit can be set at any time to turn off the Analog Comparator. This will reduce power consumption in Active and Idle mode. When changing the ACD bit, the Analog Comparator Interrupt must be disabled by clearing the ACIE bit in ACSR. Otherwise an interrupt can occur when the bit is changed.

## • Bit 6 - ACBG: Analog Comparator Bandgap Select

When this bit is set, a fixed bandgap reference voltage replaces the positive input to the Analog Comparator. When this bit is cleared, AIN0 is applied to the positive input of the Analog Comparator. See "Internal Voltage Reference" on page 39.

## • Bit 5 - ACO: Analog Comparator Output

The output of the Analog Comparator is synchronized and then directly connected to ACO. The synchronization introduces a delay of 1 - 2 clock cycles.



ATmega8A [DATASHEET] 180 8159E-AVR-02/2013



### . Bit 4 - ACI: Analog Comparator Interrupt Flag

This bit is set by hardware when a comparator output event triggers the interrupt mode defined by ACIS1 and ACIS0. The Analog Comparator Interrupt routine is executed if the ACIE bit is set and the I-bit in SREG is set. ACI is cleared by hardware when executing the corresponding interrupt Handling Vector. Alternatively, ACI is cleared by writing a logic one to the flag.

## • Bit 3 - ACIE: Analog Comparator Interrupt Enable

When the ACIE bit is written logic one and the I-bit in the Status Register is set, the Analog Comparator interrupt is activated. When written logic zero, the interrupt is disabled.

### • Bit 2 - ACIC: Analog Comparator Input Capture Enable

When written logic one, this bit enables the Input Capture function in Timer/Counter1 to be triggered by the Analog Comparator. The comparator output is in this case directly connected to the Input Capture front-end logic, making the comparator utilize the noise canceler and edge select features of the Timer/Counter1 Input Capture interrupt. When written logic zero, no connection between the Analog Comparator and the Input Capture function exists. To make the comparator trigger the Timer/Counter1 Input Capture interrupt, the TICIE1 bit in the Timer Interrupt Mask Register (TIMSK) must be set.

#### . Bits 1,0 - ACIS1, ACIS0: Analog Comparator Interrupt Mode Select

These bits determine which comparator events that trigger the Analog Comparator interrupt. The different settings are shown in Table 22-2.

Table 22-2. ACIS1/ACIS0 Settings

ACIS1	ACIS0	Interrupt Mode	
0	0	Comparator Interrupt on Output Toggle	
0	1	Reserved	
1	0	Comparator Interrupt on Falling Output Edge	
1	1	Comparator Interrupt on Rising Output Edge	

When changing the ACIS1/ACIS0 bits, the Analog Comparator Interrupt must be disabled by clearing its Interrupt Enable bit in the ACSR Register. Otherwise an interrupt can occur when the bits are changed.





# 23. Analog-to-Digital Converter

## 23.1 Features

- · 10-bit Resolution
- . 0.5LSB Integral Non-linearity
- . ± 2LSB Absolute Accuracy
- 13 260µs Conversion Time
- . Up to 15kSPS at Maximum Resolution
- . 6 Multiplexed Single Ended Input Channels
- 2 Additional Multiplexed Single Ended Input Channels (TQFP and QFN/MLF Package only)
- . Optional Left Adjustment for ADC Result Readout
- 0 V<sub>cc</sub> ADC Input Voltage Range
- Selectable 2.56V ADC Reference Voltage
- Free Running or Single Conversion Mode
- Interrupt on ADC Conversion Complete
- Sleep Mode Noise Canceler

# 23.2 Overview

The ATmega8A features a 10-bit successive approximation ADC. The ADC is connected to an 8-channel Analog Multiplexer which allows eight single-ended voltage inputs constructed from the pins of Port C. The single-ended voltage inputs refer to 0V (GND).

The ADC contains a Sample and Hold circuit which ensures that the input voltage to the ADC is held at a constant level during conversion. A block diagram of the ADC is shown in Figure 23-1.

The ADC has a separate analog supply voltage pin,  $AV_{CC}$ .  $AV_{CC}$  must not differ more than  $\pm$  0.3V from  $V_{CC}$ . See the paragraph "ADC Noise Canceler" on page 187 on how to connect this pin.

Internal reference voltages of nominally 2.56V or  $AV_{\rm CC}$  are provided On-chip. The voltage reference may be externally decoupled at the AREF pin by a capacitor for better noise performance.



ATmega8A [DATASHEET] 8159E-AVR-02/2013

ADC CONVERSION COMPLETE IRQ

ADC MATTREMEN AD ADC MATTREMEN ADD MATTREME

Figure 23-1. Analog to Digital Converter Block Schematic Operation

The ADC converts an analog input voltage to a 10-bit digital value through successive approximation. The minimum value represents GND and the maximum value represents the voltage on the AREF pin minus 1LSB. Optionally,  $AV_{CC}$  or an internal 2.56V reference voltage may be connected to the AREF pin by writing to the REFSn bits in the ADMUX Register. The internal voltage reference may thus be decoupled by an external capacitor at the AREF pin to improve noise immunity.

The analog input channel is selected by writing to the MUX bits in ADMUX. Any of the ADC input pins, as well as GND and a fixed bandgap voltage reference, can be selected as single ended inputs to the ADC. The ADC is enabled by setting the ADC Enable bit, ADEN in ADCSRA. Voltage reference and input channel selections will not go into effect until ADEN is set. The ADC does not consume power when ADEN is cleared, so it is recommended to switch off the ADC before entering power saving sleep modes.

The ADC generates a 10-bit result which is presented in the ADC Data Registers, ADCH and ADCL. By default, the result is presented right adjusted, but can optionally be presented left adjusted by setting the ADLAR bit in ADMUX.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



If the result is left adjusted and no more than 8-bit precision is required, it is sufficient to read ADCH. Otherwise, ADCL must be read first, then ADCH, to ensure that the content of the Data Registers belongs to the same conversion. Once ADCL is read, ADC access to Data Registers is blocked. This means that if ADCL has been read, and a conversion completes before ADCH is read, neither register is updated and the result from the conversion is lost. When ADCH is read, ADC access to the ADCH and ADCL Registers is re-enabled.

The ADC has its own interrupt which can be triggered when a conversion completes. When ADC access to the Data Registers is prohibited between reading of ADCH and ADCL, the interrupt will trigger even if the result is lost.


#### 23.3 Starting a Conversion

A single conversion is started by writing a logical one to the ADC Start Conversion bit, ADSC. This bit stays high as long as the conversion is in progress and will be cleared by hardware when the conversion is completed. If a different data channel is selected while a conversion is in progress, the ADC will finish the current conversion before performing the channel change.

In Free Running mode, the ADC is constantly sampling and updating the ADC Data Register. Free Running mode is selected by writing the ADFR bit in ADCSRA to one. The first conversion must be started by writing a logical one to the ADSC bit in ADCSRA. In this mode the ADC will perform successive conversions independently of whether the ADC Interrupt Flag, ADIF is cleared or not.

# 23.4 Prescaling and Conversion Timing

Figure 23-2. ADC Prescaler



By default, the successive approximation circuitry requires an input clock frequency between 50kHz and 200kHz to get maximum resolution. If a lower resolution than 10 bits is needed, the input clock frequency to the ADC can be higher than 200kHz to get a higher sample rate.

The ADC module contains a prescaler, which generates an acceptable ADC clock frequency from any CPU frequency above 100kHz. The prescaling is set by the ADPS bits in ADCSRA. The prescaler starts counting from the moment the ADC is switched on by setting the ADEN bit in ADCSRA. The prescaler keeps running for as long as the ADEN bit is set, and is continuously reset when ADEN is low.

When initiating a single ended conversion by setting the ADSC bit in ADCSRA, the conversion starts at the following rising edge of the ADC clock cycle. A normal conversion takes 13 ADC clock cycles. The first conversion after the ADC is switched on (ADEN in ADCSRA is set) takes 25 ADC clock cycles in order to initialize the analog circuitry.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



The actual sample-and-hold takes place 1.5 ADC clock cycles after the start of a normal conversion and 13.5 ADC clock cycles after the start of an first conversion. When a conversion is complete, the result is written to the ADC Data Registers, and ADIF is set. In single conversion mode, ADSC is cleared simultaneously. The software may then set ADSC again, and a new conversion will be initiated on the first rising ADC clock edge.

In Free Running mode, a new conversion will be started immediately after the conversion completes, while ADSC remains high. For a summary of conversion times, see Table 23-1.

Figure 23-3. ADC Timing Diagram, First Conversion (Single Conversion Mode)




Figure 23-4. ADC Timing Diagram, Single Conversion





Figure 23-5. ADC Timing Diagram, Free Running Conversion





ATmega8A [DATASHEET] 8159E-AVR-02/2013



Table 23-1. ADC Conversion Time

Condition	Sample & Hold (Cycles from Start of Conversion)	Conversion Time (Cycles)		
Extended conversion	13.5	25		
Normal conversions, single ended	1.5	13		

## 23.5 Changing Channel or Reference Selection

The MUXn and REFS1:0 bits in the ADMUX Register are single buffered through a temporary register to which the CPU has random access. This ensures that the channels and reference selection only takes place at a safe point during the conversion. The channel and reference selection is continuously updated until a conversion is started. Once the conversion starts, the channel and reference selection is locked to ensure a sufficient sampling time for the ADC. Continuous updating resumes in the last ADC clock cycle before the conversion completes (ADIF in ADCSRA is set). Note that the conversion starts on the following rising ADC clock edge after ADSC is written. The user is thus advised not to write new channel or reference selection values to ADMUX until one ADC clock cycle after ADSC is written.

If both ADFR and ADEN is written to one, an interrupt event can occur at any time. If the ADMUX Register is changed in this period, the user cannot tell if the next conversion is based on the old or the new settings. ADMUX can be safely updated in the following ways:

- 1. When ADFR or ADEN is cleared.
- 2. During conversion, minimum one ADC clock cycle after the trigger event.
- 3. After a conversion, before the Interrupt Flag used as trigger source is cleared.

When updating ADMUX in one of these conditions, the new settings will affect the next ADC conversion.

#### 23.5.1 ADC Input Channels

When changing channel selections, the user should observe the following guidelines to ensure that the correct channel is selected:

In Single Conversion mode, always select the channel before starting the conversion. The channel selection may be changed one ADC clock cycle after writing one to ADSC. However, the simplest method is to wait for the conversion to complete before changing the channel selection.

In Free Running mode, always select the channel before starting the first conversion. The channel selection may be changed one ADC clock cycle after writing one to ADSC. However, the simplest method is to wait for the first conversion to complete, and then change the channel selection. Since the next conversion has already started automatically, the next result will reflect the previous channel selection. Subsequent conversions will reflect the new channel selection.

## 23.5.2 ADC Voltage Reference

The reference voltage for the ADC ( $V_{REF}$ ) indicates the conversion range for the ADC. Single ended channels that exceed  $V_{REF}$  will result in codes close to 0x3FF.  $V_{REF}$  can be selected as either  $AV_{CC}$ , internal 2.56V reference, or external AREF pin.

 $AV_{\rm CC}$  is connected to the ADC through a passive switch. The internal 2.56V reference is generated from the internal bandgap reference ( $V_{\rm BG}$ ) through an internal amplifier. In either case, the external AREF pin is directly connected to the ADC, and the reference voltage can be made more immune to noise by connecting a capacitor between the AREF pin and ground.  $V_{\rm REF}$  can also be measured at the AREF pin with a high impedant voltmeter. Note that  $V_{\rm REF}$  is a high impedant source, and only a capacitive load should be connected in a system.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



If the user has a fixed voltage source connected to the AREF pin, the user may not use the other reference voltage options in the application, as they will be shorted to the external voltage. If no external voltage is applied to the AREF pin, the user may switch between  $AV_{\rm CC}$  and 2.56V as reference selection. The first ADC conversion result after switching reference voltage source may be inaccurate, and the user is advised to discard this result.

#### 23.6 ADC Noise Canceler

The ADC features a noise canceler that enables conversion during sleep mode to reduce noise induced from the CPU core and other I/O peripherals. The noise canceler can be used with ADC Noise Reduction and Idle mode. To make use of this feature, the following procedure should be used:

- Make sure that the ADC is enabled and is not busy converting. Single Conversion mode must be selected and the ADC conversion complete interrupt must be enabled.
- Enter ADC Noise Reduction mode (or Idle mode). The ADC will start a conversion once the CPU has been halted.
- 3. If no other interrupts occur before the ADC conversion completes, the ADC interrupt will wake up the CPU and execute the ADC Conversion Complete interrupt routine. If another interrupt wakes up the CPU before the ADC conversion is complete, that interrupt will be executed, and an ADC Conversion Complete interrupt request will be generated when the ADC conversion completes. The CPU will remain in Active mode until a new sleep command is executed.

Note that the ADC will not be automatically turned off when entering other sleep modes than Idle mode and ADC Noise Reduction mode. The user is advised to write zero to ADEN before entering such sleep modes to avoid excessive power consumption.


#### 23.6.1 Analog Input Circuitry

The analog input circuitry for single ended channels is illustrated in Figure 23-6. An analog source applied to ADCn is subjected to the pin capacitance and input leakage of that pin, regardless of whether that channel is selected as input for the ADC. When the channel is selected, the source must drive the S/H capacitor through the series resistance (combined resistance in the input path).

The ADC is optimized for analog signals with an output impedance of approximately 10 k $\Omega$  or less. If such a source is used, the sampling time will be negligible. If a source with higher impedance is used, the sampling time will depend on how long time the source needs to charge the S/H capacitor, with can vary widely. The user is recommended to only use low impedant sources with slowly varying signals, since this minimizes the required charge transfer to the S/H capacitor.

Signal components higher than the Nyquist frequency ( $f_{ADC}/2$ ) should not be present for either kind of channels, to avoid distortion from unpredictable signal convolution. The user is advised to remove high frequency components with a low-pass filter before applying the signals as inputs to the ADC.

Figure 23-6. Analog Input Circuitry





ATmega8A [DATASHEET] 8159E-AVR-02/2013




#### 23.6.2 Analog Noise Canceling Techniques

Digital circuitry inside and outside the device generates EMI which might affect the accuracy of analog measurements. If conversion accuracy is critical, the noise level can be reduced by applying the following techniques:

- Keep analog signal paths as short as possible. Make sure analog tracks run over the ground plane, and keep them well away from high-speed switching digital tracks.
- 2. The  $AV_{CC}$  pin on the device should be connected to the digital  $V_{CC}$  supply voltage via an LC network as shown in Figure 23-7.
- 3. Use the ADC noise canceler function to reduce induced noise from the CPU.
- 4. If any ADC [3:0] port pins are used as digital outputs, it is essential that these do not switch while a conversion is in progress. However, using the Two-wire Interface (ADC4 and ADC5) will only affect the conversion on ADC4 and ADC5 and not the other ADC channels.

Figure 23-7. ADC Power Connections



### 23.6.3 ADC Accuracy Definitions

An n-bit single-ended ADC converts a voltage linearly between GND and  $V_{REF}$  in  $2^n$  steps (LSBs). The lowest code is read as 0, and the highest code is read as  $2^{n}$ -1.

Several parameters describe the deviation from the ideal behavior:


 Offset: The deviation of the first transition (0x000 to 0x001) compared to the ideal transition (at 0.5LSB). Ideal value: 0LSB.



ATmega8A [DATASHEET]




Figure 23-8. Offset Error




 Gain error: After adjusting for offset, the gain error is found as the deviation of the last transition (0x3FE to 0x3FF) compared to the ideal transition (at 1.5LSB below maximum). Ideal value: 0LSB

Figure 23-9. Gain Error



 Integral Non-linearity (INL): After adjusting for offset and gain error, the INL is the maximum deviation of an actual transition compared to an ideal transition for any code. Ideal value: 0LSB.

Figure 23-10. Integral Non-linearity (INL)




Atmel

ATmega8A [DATASHEET] 8159E-AVR-02/2013



 Differential Non-linearity (DNL): The maximum deviation of the actual code width (the interval between two adjacent transitions) from the ideal code width (1LSB). Ideal value: 0LSB.

Figure 23-11. Differential Non-linearity (DNL)



- Quantization Error: Due to the quantization of the input voltage into a finite number of codes, a range of input voltages (1LSB wide) will code to the same value. Always ±0.5LSB.
- Absolute accuracy: The maximum deviation of an actual (unadjusted) transition compared to an ideal transition for any code. This is the compound effect of offset, gain error, differential error, non-linearity, and quantization error. Ideal value: ±0.5LSB.

#### 23.7 ADC Conversion Result

After the conversion is complete (ADIF is high), the conversion result can be found in the ADC Result Registers (ADCL, ADCH).


For single ended conversion, the result is

$$ADC = \frac{V_{IN} \cdot 1024}{V_{REF}}$$

where  $V_{IN}$  is the voltage on the selected input pin and  $V_{REF}$  the selected voltage reference (see Table 23-2 on page 191 and Table 23-3 on page 191). 0x000 represents ground, and 0x3FF represents the selected reference voltage minus one LSB.

# 23.8 Register Description

### 23.8.1 ADMUX - ADC Multiplexer Selection Register - ADMUX



# · Bit 7:6 - REFS1:0: Reference Selection Bits

These bits select the voltage reference for the ADC, as shown in Table 23-2. If these bits are changed during a conversion, the change will not go in effect until this conversion is complete (ADIF in ADCSRA is set). The internal voltage reference options may not be used if an external reference voltage is being applied to the AREF pin.



ATmega8A [DATASHEET] 190 8159E-AVR-02/2013



Table 23-2. Voltage Reference Selections for ADC

REFS1	REFS0	Voltage Reference Selection
0	0	AREF, Internal V <sub>ref</sub> turned off
0	1	AV <sub>CC</sub> with external capacitor at AREF pin
1	0	Reserved
1	1	Internal 2.56V Voltage Reference with external capacitor at AREF pin

# . Bit 5 - ADLAR: ADC Left Adjust Result

The ADLAR bit affects the presentation of the ADC conversion result in the ADC Data Register. Write one to ADLAR to left adjust the result. Otherwise, the result is right adjusted. Changing the ADLAR bit will affect the ADC Data Register immediately, regardless of any ongoing conversions. For a complete description of this bit, see "ADCL and ADCH – The ADC Data Register" on page 193.

# • Bits 3:0 - MUX3:0: Analog Channel Selection Bits

The value of these bits selects which analog inputs are connected to the ADC. See Table 23-3 for details. If these bits are changed during a conversion, the change will not go in effect until this conversion is complete (ADIF in ADCSRA is set).

Table 23-3. Input Channel Selections

MUX3:0	Single Ended Input	
0000	ADC0	
0001	ADC1	
0010	ADC2	
0011	ADC3	
0100	ADC4	
0101	ADC5	
0110	ADC6	
0111	ADC7	
1000		
1001		
1010		
1011		
1100		
1101		
1110	1.30V (V <sub>BG</sub> )	
1111	ov (GND)	

# 23.8.2 ADCSRA – ADC Control and Status Register A

Bit	7	6	5	4	3	2	1	0	
	ADEN	ADSC	ADFR	ADIF	ADIE	ADPS2	ADPS1	ADPS0	ADCSRA
Read/Write	RW	R/W	R/W	R/W	RW	RW	R/W	R/W	•
Initial Value	0	0	0	0	0	0	0	0	



ATmega8A [DATASHEET] 8159E-AVR-02/2013



#### . Bit 7 - ADEN: ADC Enable

Writing this bit to one enables the ADC. By writing it to zero, the ADC is turned off. Turning the ADC off while a conversion is in progress, will terminate this conversion.

#### . Bit 6 - ADSC: ADC Start Conversion

In Single Conversion mode, write this bit to one to start each conversion. In Free Running mode, write this bit to one to start the first conversion. The first conversion after ADSC has been written after the ADC has been enabled, or if ADSC is written at the same time as the ADC is enabled, will take 25 ADC clock cycles instead of the normal 13. This first conversion performs initialization of the ADC.

ADSC will read as one as long as a conversion is in progress. When the conversion is complete, it returns to zero. Writing zero to this bit has no effect.

### . Bit 5 - ADFR: ADC Free Running Select

When this bit is set (one) the ADC operates in Free Running mode. In this mode, the ADC samples and updates the Data Registers continuously. Clearing this bit (zero) will terminate Free Running mode.

#### . Bit 4 - ADIF: ADC Interrupt Flag

This bit is set when an ADC conversion completes and the Data Registers are updated. The ADC Conversion Complete Interrupt is executed if the ADIE bit and the I-bit in SREG are set. ADIF is cleared by hardware when executing the corresponding interrupt Handling Vector. Alternatively, ADIF is cleared by writing a logical one to the flag. Beware that if doing a Read-Modify-Write on ADCSRA, a pending interrupt can be disabled. This also applies if the SBI and CBI instructions are used.

#### . Bit 3 - ADIE: ADC Interrupt Enable

When this bit is written to one and the I-bit in SREG is set, the ADC Conversion Complete Interrupt is activated.

## . Bits 2:0 - ADPS2:0: ADC Prescaler Select Bits

These bits determine the division factor between the XTAL frequency and the input clock to the ADC.

Table 23-4. ADC Prescaler Selections

ADPS2	ADPS1	ADPS0	Division Factor
0	0	0	2
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128



ATmega8A [DATASHEET] 8159E-AVR-02/2013



# 23.8.3 ADCL and ADCH - The ADC Data Register

23.8.3.1 ADLAR = 0

Bit	15	14	13	12	11	10	9	8	
	-	-	- 5	-	-7	-	ADC9	ADC8	ADCH
	ADC7	ADC6	ADC5	ADC4	ADC3	ADC2	ADC1	ADC0	ADCL
	7	6	5	4	3	2	1	0	•
Read/Write	R	R	R	R	R	R	R	R	
	R	R	R	R	R	R	R	R	
Initial Value	0	0	0	0	0	0	0	0	
	0	0	0	0	0	0	0	0	

23.8.3.2 ADLAR = 1

Bit	15	14	13	12	11	10	9	8	
	ADC9	ADC8	ADC7	ADC6	ADC5	ADC4	ADC3	ADC2	ADCH
	ADC1	ADC0	-	-		-	(E)	-	ADCL
	7	6	5	4	3	2	1	0	
Read/Write	R	R	R	R	R	R	R	R	
	R	R	R	R	R	R	R	R	
Initial Value	0	0	0	0	0	0	0	0	
	0	0	0	0	0	0	0	0	

When an ADC conversion is complete, the result is found in these two registers.

When ADCL is read, the ADC Data Register is not updated until ADCH is read. Consequently, if the result is left adjusted and no more than 8-bit precision is required, it is sufficient to read ADCH. Otherwise, ADCL must be read first, then ADCH.

The ADLAR bit in ADMUX, and the MUXn bits in ADMUX affect the way the result is read from the registers. If ADLAR is set, the result is left adjusted. If ADLAR is cleared (default), the result is right adjusted.

# · ADC9:0: ADC Conversion result

These bits represent the result from the conversion, as detailed in "ADC Conversion Result" on page 190.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



# 24. Boot Loader Support – Read-While-Write Self-Programming

#### 24.1 Features

- · Read-While-Write Self-Programming
- · Flexible Boot Memory Size
- . High Security (Separate Boot Lock Bits for a Flexible Protection)
- · Separate Fuse to Select Reset Vector
- Optimized Page<sup>(1)</sup> Size
- · Code Efficient Algorithm
- Efficient Read-Modify-Write Support

A page is a section in the Flash consisting of several bytes (see Table 25-5 on page 210) used during programming. The page organization does not affect normal operation.

#### 24.2 Overview

The Boot Loader Support provides a real Read-While-Write Self-Programming mechanism for downloading and uploading program code by the MCU itself. This feature allows flexible application software updates controlled by the MCU using a Flash-resident Boot Loader program. The Boot Loader program can use any available data interface and associated protocol to read code and write (program) that code into the Flash memory, or read the code from the Program memory. The program code within the Boot Loader section has the capability to write into the entire Flash, including the Boot Loader Memory. The Boot Loader can thus even modify itself, and it can also erase itself from the code if the feature is not needed anymore. The size of the Boot Loader Memory is configurable with fuses and the Boot Loader has two separate sets of Boot Lock Bits which can be set independently. This gives the user a unique flexibility to select different levels of protection.

# 24.3 Application and Boot Loader Flash Sections

The Flash memory is organized in two main sections, the Application section and the Boot loader section (see Figure 24-2). The size of the different sections is configured by the BOOTSZ Fuses as shown in Table 24-6 on page 204 and Figure 24-2. These two sections can have different level of protection since they have different sets of Lock Bits.

# 24.3.1 Application Section

The application section is the section of the Flash that is used for storing the application code. The protection level for the application section can be selected by the application boot Lock Bits (Boot Lock Bits 0), see Table 24-2 on page 197. The application section can never store any Boot Loader code since the SPM instruction is disabled when executed from the application section.

# 24.3.2 BLS - Boot Loader Section

While the application section is used for storing the application code, the The Boot Loader software must be located in the BLS since the SPM instruction can initiate a programming when executing from the BLS only. The SPM instruction can access the entire Flash, including the BLS itself. The protection level for the Boot Loader section can be selected by the Boot Loader Lock Bits (Boot Lock Bits 1), see Table 24-3 on page 197.

# 24.4 Read-While-Write and No Read-While-Write Flash Sections

Whether the CPU supports Read-While-Write or if the CPU is halted during a Boot Loader software update is dependent on which address that is being programmed. In addition to the two sections that are configurable by the BOOTSZ Fuses as described above, the Flash is also divided into two fixed sections, the Read-While-Write



ATmega8A [DATASHEET] 8159E-AVR-02/2013



(RWW) section and the No Read-While-Write (NRWW) section. The limit between the RWW- and NRWW sections is given in Table 24-7 on page 204 and Figure 24-2 on page 196. The main difference between the two sections is:

- When erasing or writing a page located inside the RWW section, the NRWW section can be read during the
  operation.
- When erasing or writing a page located inside the NRWW section, the CPU is halted during the entire
  operation.

Note that the user software can never read any code that is located inside the RWW section during a Boot Loader software operation. The syntax "Read-While-Write section" refers to which section that is being programmed (erased or written), not which section that actually is being read during a Boot Loader software update.

#### 24.4.1 RWW - Read-While-Write Section

If a Boot Loader software update is programming a page inside the RWW section, it is possible to read code from the Flash, but only code that is located in the NRWW section. During an on-going programming, the software must ensure that the RWW section never is being read. If the user software is trying to read code that is located inside the RWW section (i.e. by a call/rjmp/lpm or an interrupt) during programming, the software might end up in an unknown state. To avoid this, the interrupts should either be disabled or moved to the Boot Loader Section. The Boot Loader Section is always located in the NRWW section. The RWW Section Busy bit (RWWSB) in the Store Program memory Control Register (SPMCR) will be read as logical one as long as the RWW section is blocked for reading. After a programming is completed, the RWWSB must be cleared by software before reading code located in the RWW section. See "Store Program Memory Control Register – SPMCR" on page 205. for details on how to clear RWWSB.

#### 24.4.2 NRWW - No Read-While-Write Section

The code located in the NRWW section can be read when the Boot Loader software is updating a page in the RWW section. When the Boot Loader code updates the NRWW section, the CPU is halted during the entire page erase or page write operation.

Table 24-1. Read-While-Write Features

Which Section does the Z- pointer Address during the Programming?	Which Section Can be Read during Programming?	Is the CPU Halted?	Read-While- Write Supported?
RWW section	NRWW section	No	Yes
NRWW section	None	Yes	No



ATmega8A [DATASHEET] 8159E-AVR-02/2013



Figure 24-1. Read-While-Write vs. No Read-While-Write





Figure 24-2. Memory Sections<sup>(1)</sup>





ATmega8A [DATASHEET] 8159E-AVR-02/2013



Note: 1. The parameters in the figure are given in Table 24-6 on page 204.

### 24.5 Boot Loader Lock Bits

If no Boot Loader capability is needed, the entire Flash is available for application code. The Boot Loader has two separate sets of Boot Lock Bits which can be set independently. This gives the user a unique flexibility to select different levels of protection.

The user can select:

- To protect the entire Flash from a software update by the MCU.
- To protect only the Boot Loader Flash section from a software update by the MCU.
- To protect only the Application Flash section from a software update by the MCU.
- · Allow software update in the entire Flash.

See Table 24-2 and Table 24-3 for further details. The Boot Lock Bits can be set in software and in Serial or Parallel Programming mode, but they can be cleared by a chip erase command only. The general Write Lock (Lock bit mode 2) does not control the programming of the Flash memory by SPM instruction. Similarly, the general Read/Write Lock (Lock bit mode 3) does not control reading nor writing by LPM/SPM, if it is attempted.

Table 24-2. Boot Lock Bit0 Protection Modes (Application Section)(1)

BLB0 Mode	BLB02	BLB01	Protection
1	1	1	No restrictions for SPM or LPM accessing the Application section.
2	1	0	SPM is not allowed to write to the Application section.
3	0	0	SPM is not allowed to write to the Application section, and LPM executing from the Boot Loader section is not allowed to read from the Application section. If Interrupt Vectors are placed in the Boot Loader section, interrupts are disabled while executing from the Application section.
4	0	1	LPM executing from the Boot Loader section is not allowed to read from the Application section. If Interrupt Vectors are placed in the Boo Loader section, interrupts are disabled while executing from the Application section.

Note: 1. "1" means unprogrammed, "0" means programmed

Table 24-3. Boot Lock Bit1 Protection Modes (Boot Loader Section)(1)

BLB1 Mode	BLB12	BLB11	Protection
1	1	1	No restrictions for SPM or LPM accessing the Boot Loader section.
2	1	0	SPM is not allowed to write to the Boot Loader section.
3	0	0	SPM is not allowed to write to the Boot Loader section, and LPM executing from the Application section is not allowed to read from the Boot Loader section. If Interrupt Vectors are placed in the Application section, interrupts are disabled while executing from the Boot Loader section.
4	0	1	LPM executing from the Application section is not allowed to read from the Boot Loader section. If Interrupt Vectors are placed in the Application section, interrupts are disabled while executing from the Boot Loader section.

Note: 1. "1" means unprogrammed, "0" means programmed



ATmega8A [DATASHEET] 8159E-AVR-02/2013



## 24.6 Entering the Boot Loader Program

Entering the Boot Loader takes place by a jump or call from the application program. This may be initiated by a trigger such as a command received via USART, or SPI interface. Alternatively, the Boot Reset Fuse can be programmed so that the Reset Vector is pointing to the Boot Flash start address after a reset. In this case, the Boot Loader is started after a reset. After the application code is loaded, the program can start executing the application code. Note that the fuses cannot be changed by the MCU itself. This means that once the Boot Reset Fuse is programmed, the Reset Vector will always point to the Boot Loader Reset and the fuse can only be changed through the serial or parallel programming interface.

Table 24-4. Boot Reset Fuse(1)

BOOTRST	Reset Address	
1	Reset Vector = Application Reset (address 0x0000)	
0	Reset Vector = Boot Loader Reset (see Table 24-6 on page 204)	

Note: 1. "1" means unprogrammed, "0" means programmed

# 24.7 Addressing the Flash During Self-Programming

The Z-pointer is used to address the SPM commands.

Bit	15	14	13	12	11	10	9	8
ZH (R31)	Z15	Z14	Z13	Z12	Z11	Z10	Z9	Z8
ZL (R30)	Z7	Z6	Z5	Z4	Z3	Z2	Z1	Z0
	7	6	5	4	3	2	- 1	0

Since the Flash is organized in pages (see Table 25-5 on page 210), the Program Counter can be treated as having two different sections. One section, consisting of the least significant bits, is addressing the words within a page, while the most significant bits are addressing the pages. This is shown in Figure 24-3. Note that the page erase and page write operations are addressed independently. Therefore it is of major importance that the Boot Loader software addresses the same page in both the page erase and page write operation. Once a programming operation is initiated, the address is latched and the Z-pointer can be used for other operations.


The only SPM operation that does not use the Z-pointer is Setting the Boot Loader Lock Bits. The content of the Z-pointer is ignored and will have no effect on the operation. The LPM instruction does also use the Z-pointer to store the address. Since this instruction addresses the Flash byte by byte, also the LSB (bit Z0) of the Z-pointer is used.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



Figure 24-3. Addressing the Flash during SPM(1)



Notes: 1. The different variables used in the figure are listed in Table 24-8 on page 204.

2. PCPAGE and PCWORD are listed in Table 25-5 on page 210.

## 24.8 Self-Programming the Flash

The Program memory is updated in a page by page fashion. Before programming a page with the data stored in the temporary page buffer, the page must be erased. The temporary page buffer is filled one word at a time using SPM and the buffer can be filled either before the page erase command or between a page erase and a page write operation:

Alternative 1, fill the buffer before a page erase.

- · Fill temporary page buffer.
- · Perform a page erase.
- Perform a page write.

Alternative 2, fill the buffer after page erase.

- · Perform a page erase.
- Fill temporary page buffer.
- · Perform a page write.

If only a part of the page needs to be changed, the rest of the page must be stored (for example in the temporary page buffer) before the erase, and then be rewritten. When using alternative 1, the boot loader provides an effective Read-Modify-Write feature which allows the user software to first read the page, do the necessary changes, and then write back the modified data. If alternative 2 is used, it is not possible to read the old data while loading since the page is already erased. The temporary page buffer can be accessed in a random sequence. It is essential that the page address used in both the page erase and page write operation is addressing the same page. See "Simple Assembly Code Example for a Boot Loader" on page 202 for an assembly code example.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



### 24.8.1 Performing Page Erase by SPM

To execute page erase, set up the address in the Z-pointer, write "X0000011" to SPMCR and execute SPM within four clock cycles after writing SPMCR. The data in R1 and R0 is ignored. The page address must be written to PCPAGE in the Z-register. Other bits in the Z-pointer will be ignored during this operation.

- Page Erase to the RWW section: The NRWW section can be read during the page erase.
- Page Erase to the NRWW section: The CPU is halted during the operation.

Note: If an interrupt occurs in the timed sequence the four cycle access cannot be guaranteed. In order to ensure atomic operation disable interrupts before writing to SPMCSR.

#### 24.8.2 Filling the Temporary Buffer (Page Loading)

To write an instruction word, set up the address in the Z-pointer and data in R1:R0, write "00000001" to SPMCR and execute SPM within four clock cycles after writing SPMCR. The content of PCWORD in the Z-register is used to address the data in the temporary page buffer. The temporary buffer will auto-erase after a page write operation or by writing the RWWSRE bit in SPMCR. It is also erased after a System Reset. Note that it is not possible to write more than one time to each address without erasing the temporary buffer.

Note: If the EEPROM is written in the middle of an SPM page Load operation, all data loaded will be lost.

#### 24.8.3 Performing a Page Write

To execute page write, set up the address in the Z-pointer, write "X0000101" to SPMCR and execute SPM within four clock cycles after writing SPMCR. The data in R1 and R0 is ignored. The page address must be written to PCPAGE. Other bits in the Z-pointer must be written to zero during this operation.

- Page Write to the RWW section: The NRWW section can be read during the page write.
- Page Write to the NRWW section: The CPU is halted during the operation.

Note: If an interrupt occurs in the timed sequence the four cycle access cannot be guaranteed. In order to ensure atomic operation disable interrupts before writing to SPMCSR.

# 24.8.4 Using the SPM Interrupt

If the SPM interrupt is enabled, the SPM interrupt will generate a constant interrupt when the SPMEN bit in SPMCR is cleared. This means that the interrupt can be used instead of polling the SPMCR Register in software. When using the SPM interrupt, the Interrupt Vectors should be moved to the BLS section to avoid that an interrupt is accessing the RWW section when it is blocked for reading. How to move the interrupts is described in "Interrupts" on page 44.

# 24.8.5 Consideration While Updating BLS

Special care must be taken if the user allows the Boot Loader section to be updated by leaving Boot Lock bit11 unprogrammed. An accidental write to the Boot Loader itself can corrupt the entire Boot Loader, and further software updates might be impossible. If it is not necessary to change the Boot Loader software itself, it is recommended to program the Boot Lock bit11 to protect the Boot Loader software from any internal software changes.

### 24.8.6 Prevent Reading the RWW Section During Self-Programming

During Self-Programming (either page erase or page write), the RWW section is always blocked for reading. The user software itself must prevent that this section is addressed during the self programming operation. The RWWSB in the SPMCR will be set as long as the RWW section is busy. During Self-Programming the Interrupt Vector table should be moved to the BLS as described in "Interrupts" on page 44, or the interrupts must be disabled. Before addressing the RWW section after the programming is completed, the user software must clear the RWWSB by writing the RWWSRE. See "Simple Assembly Code Example for a Boot Loader" on page 202 for an example.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



#### 24.8.7 Setting the Boot Loader Lock Bits by SPM

To set the Boot Loader Lock Bits, write the desired data to R0, write "X0001001" to SPMCR and execute SPM within four clock cycles after writing SPMCR. The only accessible Lock Bits are the Boot Lock Bits that may prevent the Application and Boot Loader section from any software update by the MCU.

Bit	7	6	5	4	3	2	1	0
R0	1	1	BLB12	BLB11	BLB02	BLB01	1	1

See Table 24-2 and Table 24-3 for how the different settings of the Boot Loader Bits affect the Flash access.

If bits 5:2 in R0 are cleared (zero), the corresponding Boot Lock bit will be programmed if an SPM instruction is executed within four cycles after BLBSET and SPMEN are set in SPMCR. The Z-pointer is don't care during this operation, but for future compatibility it is recommended to load the Z-pointer with 0x0001 (same as used for reading the Lock Bits). For future compatibility It is also recommended to set bits 7, 6, 1, and 0 in R0 to "1" when writing the Lock Bits. When programming the Lock Bits the entire Flash can be read during the operation.

### 24.8.8 EEPROM Write Prevents Writing to SPMCR

Note that an EEPROM write operation will block all software programming to Flash. Reading the Fuses and Lock Bits from software will also be prevented during the EEPROM write operation. It is recommended that the user checks the status bit (EEWE) in the EECR Register and verifies that the bit is cleared before writing to the SPMCR Register.

### 24.8.9 Reading the Fuse and Lock Bits from Software

It is possible to read both the Fuse and Lock Bits from software. To read the Lock Bits, load the Z-pointer with 0x0001 and set the BLBSET and SPMEN bits in SPMCR. When an LPM instruction is executed within three CPU cycles after the BLBSET and SPMEN bits are set in SPMCR, the value of the Lock Bits will be loaded in the destination register. The BLBSET and SPMEN bits will auto-clear upon completion of reading the Lock Bits or if no LPM instruction is executed within three CPU cycles or no SPM instruction is executed within four CPU cycles. When BLBSET and SPMEN are cleared, LPM will work as described in the Instruction set Manual.

Bit	7	6	5	4	3	2	1	0	
Rd	-	-	BLB12	BLB11	BLB02	BLB01	LB2	LB1	1

The algorithm for reading the Fuse Low bits is similar to the one described above for reading the Lock Bits. To read the Fuse Low bits, load the Z-pointer with 0x0000 and set the BLBSET and SPMEN bits in SPMCR. When an LPM instruction is executed within three cycles after the BLBSET and SPMEN bits are set in the SPMCR, the value of the Fuse Low bits (FLB) will be loaded in the destination register as shown below. Refer to Table 25-4 on page 209 for a detailed description and mapping of the fuse low bits.

Bit	7	6	5	4	3	2	1	0
Rd	FLB7	FLB6	FLB5	FLB4	FLB3	FLB2	FLB1	FLB0

Similarly, when reading the Fuse High bits, load 0x0003 in the Z-pointer. When an LPM instruction is executed within three cycles after the BLBSET and SPMEN bits are set in the SPMCR, the value of the Fuse High bits (FHB) will be loaded in the destination register as shown below. Refer to Table 25-3 on page 208 for detailed description and mapping of the fuse high bits.

Bit	7	6	5	4	3	2	1	0
Rd	FHB7	FHB6	FHB5	FHB4	FHB3	FHB2	FHB1	FHB0

Fuse and Lock Bits that are programmed, will be read as zero. Fuse and Lock Bits that are unprogrammed, will be read as one.



ATmega8A [DATASHEET]
8159E-AVR-02/2013



### 24.8.10 Preventing Flash Corruption

During periods of low  $V_{CC}$ , the Flash program can be corrupted because the supply voltage is too low for the CPU and the Flash to operate properly. These issues are the same as for board level systems using the Flash, and the same design solutions should be applied.

A Flash program corruption can be caused by two situations when the voltage is too low. First, a regular write sequence to the Flash requires a minimum voltage to operate correctly. Secondly, the CPU itself can execute instructions incorrectly, if the supply voltage for executing instructions is too low.

Flash corruption can easily be avoided by following these design recommendations (one is sufficient):

- If there is no need for a Boot Loader update in the system, program the Boot Loader Lock Bits to prevent any Boot Loader software updates.
- 2. Keep the AVR RESET active (low) during periods of insufficient power supply voltage. This can be done by enabling the internal Brown-out Detector (BOD) if the operating voltage matches the detection level. If not, an external low V<sub>CC</sub> Reset Protection circuit can be used. If a reset occurs while a write operation is in progress, the write operation will be completed provided that the power supply voltage is sufficient.
- Keep the AVR core in Power-down sleep mode during periods of low V<sub>CC</sub>. This will prevent the CPU from attempting to decode and execute instructions, effectively protecting the SPMCR Register and thus the Flash from unintentional writes.

### 24.8.11 Programming Time for Flash when using SPM

The calibrated RC Oscillator is used to time Flash accesses. Table 24-5 shows the typical programming time for Flash accesses from the CPU.

Table 24-5. SPM Programming Time (1)

Symbol	Min Programming Time	Max Programming Time
Flash write (page erase, page write, and write Lock Bits by SPM)	3.7 ms	4.5 ms

Minimum and maximum programming time is per individual operation.

### 24.8.12 Simple Assembly Code Example for a Boot Loader

```
; - the routine writes one page of data from RAM to Flash
 ; the first data location in RAM is pointed to by the Y pointer
 ; the first data location in Flash is pointed to by the Z-pointer
 ;-error handling is not included
 ;-the routine must be placed inside the boot space
 ; (at least the Do_spm sub routine). Only code inside NRWW section can
 ; be read during self-programming (page erase and page write).
 ;-registers used: r0, r1, temp1 (r16), temp2 (r17), looplo (r24),
 ; loophi (r25), spmcrval (r20)
 ; storing and restoring of registers is not included in the routine
 ; register usage can be optimized at the expense of code size
 ;-It is assumed that either the interrupt table is moved to the Boot
 ; loader section or that the interrupts are disabled.
.equ PAGESIZEB = PAGESIZE*2
                              ; PAGESIZEB is page size in BYTES, not words
.org SMALLBOOTSTART
Write_page:
 ; page erase
 ldi spmcrval, (1<<PGERS) | (1<<SPMEN)
 rcallDo_spm
 ; re-enable the RWW section
 ldi spmcrval, (1<<RWWSRE) | (1<<SPMEN)
 rcallDo_spm
```



ATmega8A [DATASHEET]
8159E-AVR-02/2013



```
; transfer data from RAM to Flash page buffer
  ldi looplo, low(PAGESIZEB)
                                ;init loop variable
 ldi loophi, high(PAGESIZEB) ; not required for PAGESIZEB<=256
Wrloop:
 ld r0, Y+
ld r1, Y+
 ldi spmcrval, (1<<SPMEN)
 rcallDo_spm
 adiw ZH:ZL, 2
 sbiw loophi:looplo, 2 ;use subi for PAGESIZEB<=256
 brne Wrloop
 ; execute page write
 sbci ZH, high(PAGESIZEB) ;restore pointer
                                 ;not required for PAGESIZEB<=256
 ldi spmcrval, (1<<PGWRT) | (1<<SPMEN)
 rcallDo_spm
 ; re-enable the RWW section ldi spmcrval, (1<<RWWSRE) | (1<<SPMEN)
 rcallDo_spm
 ; read back and check, optional
 ldi looplo, low(PAGESIZEB) ;init loop variable
ldi loophi, high(PAGESIZEB) ;not required for PAGESIZEB<=256
 subi YL, low(PAGESIZEB)
sbci YH, high(PAGESIZEB)
                              restore pointer;
Rdloop:
 lpm r0, Z+
ld r1, Y+
 cose r0, r1
 rimp Error
 sbiw loophi:looplo, 1
                               ;use subi for PAGESIZEB<=256
 brne Rdloop
 ; return to RWW section
 ; verify that RWW section is safe to read
Return:
 in temp1, SPMCR
 sbrs temp1, RWWSB
                              ; If RWWSB is set, the RWW section is not ready yet
 ret
 ; re-enable the RWW section
 ldi spmcrval, (1<<RWWSRE) | (1<<SPMEN)
 rcallDo_spm
 rjmp Return
Do_spm:
 ; check for previous SPM complete
Wait_spm:
 in temp1, SPMCR
 sbrc temp1, SPMEN
 rjmp Wait_spm
 ; input: spmcrval determines SPM action
 ; disable interrupts if enabled, store status
 in temp2, SREG
 cli
 ; check that no EEPROM write access is present
Wait_ee:
 sbic EECR, EEWE
 rjmp Wait_ee
```

Atmel

ATmega8A [DATASHEET]

8159E-AVR-02/2013



```
; SPM timed sequence
out SPMCR, spmcrval
spm
; restore SREG (to enable interrupts if originally enabled)
out SREG, temp2
ret
```

### 24.8.13 Boot Loader Parameters

In Table 24-6 through Table 24-8, the parameters used in the description of the self programming are given.

Table 24-6. Boot Size Configuration

BOOTSZ1	BOOTSZ0	Boot Size	Pages	Application Flash Section	Boot Loader Flash Section	End Application Section	Boot Reset Address (Start Boot Loader Section)
1	1	128 words	4	0x000 - 0xF7F	0xF80 - 0xFFF	0xF7F	0xF80
1	0	256 words	8	0x000 - 0xEFF	0xF00 - 0xFFF	0xEFF	0xF00
0	1	512 words	16	0x000 - 0xDFF	0xE00 - 0xFFF	0xDFF	0xE00
0	0	1024 words	32	0x000 - 0xBFF	0xC00 - 0xFFF	0xBFF	0xC00

Note: The different BOOTSZ Fuse configurations are shown in Figure 24-2.

Table 24-7. Read-While-Write Limit

Section	Pages	Address
Read-While-Write section (RWW)	96	0x000 - 0xBFF
No Read-While-Write section (NRWW)	32	0xC00 - 0xFFF

For details about these two section, see "NRWW - No Read-While-Write Section" on page 195 and "RWW - Read-While-Write Section" on page 195

Table 24-8. Explanation of Different Variables used in Figure 24-3 and the Mapping to the Z-pointer

Variable		Corresponding Z-value <sup>(1)</sup>	Description
PCMSB	11		Most significant bit in the Program Counter. (The Program Counter is 12 bits PC[11:0])
PAGEMSB	4		Most significant bit which is used to address the words within one page (32 words in a page requires 5 bits PC [4:0]).
ZPCMSB		Z12	Bit in Z-register that is mapped to PCMSB. Because Z0 is not used, the ZPCMSB equals PCMSB + 1.
ZPAGEMSB		Z5	Bit in Z-register that is mapped to PAGEMSB. Because Z0 is not used, the ZPAGEMSB equals PAGEMSB + 1.
PCPAGE	PC[11:5]	Z12:Z6	Program counter page address: Page select, for page erase and page write
PCWORD	PC[4:0]	Z5:Z1	Program counter word address: Word select, for filling temporary buffer (must be zero during page write operation)



ATmega8A [DATASHEET] 8159E-AVR-02/2013



Note

1. Z15:Z13: always ignored

Z0: should be zero for all SPM commands, byte select for the LPM instruction.
See "Addressing the Flash During Self-Programming" on page 198 for details about the use of Z-pointer during Self-Programming.

#### 24.9 Register Description

#### 24.9.1 Store Program Memory Control Register - SPMCR

The Store Program memory Control Register contains the control bits needed to control the Boot Loader operations.

Bit	7	6	5	4	3	2	1	0	
	SPMIE	RWWSB	-	RWWSRE	BLBSET	PGWRT	PGERS	SPMEN	SPMCR
Read/Write	R/W	R	R	RAW	RM	RAW	RW	RAW	5.7
Initial Value	0	0	0	0	0	0	0	0	

#### . Bit 7 - SPMIE: SPM Interrupt Enable

When the SPMIE bit is written to one, and the I-bit in the Status Register is set (one), the SPM ready interrupt will be enabled. The SPM ready Interrupt will be executed as long as the SPMEN bit in the SPMCR Register is cleared.

#### . Bit 6 - RWWSB: Read-While-Write Section Busy

When a Self-Programming (page erase or page write) operation to the RWW section is initiated, the RWWSB will be set (one) by hardware. When the RWWSB bit is set, the RWW section cannot be accessed. The RWWSB bit will be cleared if the RWWSRE bit is written to one after a Self-Programming operation is completed. Alternatively the RWWSB bit will automatically be cleared if a page load operation is initiated.

#### · Bit 5 - Res: Reserved Bit

This bit is a reserved bit in the ATmega8A and always read as zero.

#### · Bit 4 - RWWSRE: Read-While-Write Section Read Enable

When programming (page erase or page write) to the RWW section, the RWW section is blocked for reading (the RWWSB will be set by hardware). To re-enable the RWW section, the user software must wait until the programming is completed (SPMEN will be cleared). Then, if the RWWSRE bit is written to one at the same time as SPMEN, the next SPM instruction within four clock cycles re-enables the RWW section. The RWW section cannot be re-enabled while the Flash is busy with a page erase or a page write (SPMEN is set). If the RWWSRE bit is written while the Flash is being loaded, the Flash load operation will abort and the data loaded will be lost (The page buffer will be cleared when the Read-While-Write section is re-enabled).

# Bit 3 - BLBSET: Boot Lock Bit Set

If this bit is written to one at the same time as SPMEN, the next SPM instruction within four clock cycles sets Boot Lock Bits, according to the data in R0. The data in R1 and the address in the Z-pointer are ignored. The BLBSET bit will automatically be cleared upon completion of the lock bit set, or if no SPM instruction is executed within four clock cycles.

An LPM instruction within three cycles after BLBSET and SPMEN are set in the SPMCR Register, will read either the Lock Bits or the Fuse Bits (depending on Z0 in the Z-pointer) into the destination register. See "Reading the Fuse and Lock Bits from Software" on page 201 for details.



ATmega8A [DATASHEET]
8159E-AVR-02/2013



#### . Bit 2 - PGWRT: Page Write

If this bit is written to one at the same time as SPMEN, the next SPM instruction within four clock cycles executes page write, with the data stored in the temporary buffer. The page address is taken from the high part of the Z-pointer. The data in R1 and R0 are ignored. The PGWRT bit will auto-clear upon completion of a page write, or if no SPM instruction is executed within four clock cycles. The CPU is halted during the entire page write operation if the NRWW section is addressed.

#### · Bit 1 - PGERS: Page Erase

If this bit is written to one at the same time as SPMEN, the next SPM instruction within four clock cycles executes page erase. The page address is taken from the high part of the Z-pointer. The data in R1 and R0 are ignored. The PGERS bit will auto-clear upon completion of a page erase, or if no SPM instruction is executed within four clock cycles. The CPU is halted during the entire page write operation if the NRWW section is addressed.

# • Bit 0 - SPMEN: Store Program Memory Enable

This bit enables the SPM instruction for the next four clock cycles. If written to one together with either RWWSRE, BLBSET, PGWRT' or PGERS, the following SPM instruction will have a special meaning, see description above. If only SPMEN is written, the following SPM instruction will store the value in R1:R0 in the temporary page buffer addressed by the Z-pointer. The LSB of the Z-pointer is ignored. The SPMEN bit will auto-clear upon completion of an SPM instruction, or if no SPM instruction is executed within four clock cycles. During page erase and page write, the SPMEN bit remains high until the operation is completed.

Writing any other combination than "10001", "01001", "00101", "00011" or "00001" in the lower five bits will have no effect.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



# 25. Memory Programming

# 25.1 Program And Data Memory Lock Bits

The ATmega8A provides six Lock Bits which can be left unprogrammed ("1") or can be programmed ("0") to obtain the additional features listed in Table 25-2. The Lock Bits can only be erased to "1" with the Chip Erase command.

Table 25-1. Lock Bit Byte

Lock Bit Byte	Bit No.	Description	Default Value <sup>(1)</sup>
	7	· 1/2	1 (unprogrammed)
	6	-	1 (unprogrammed)
BLB12	5	Boot lock bit	1 (unprogrammed)
BLB11	4	Boot lock bit	1 (unprogrammed)
BLB02	3	Boot lock bit	1 (unprogrammed)
BLB01	2	Boot lock bit	1 (unprogrammed)
LB2	1	Lock bit	1 (unprogrammed)
LB1	0	Lock bit	1 (unprogrammed)

Note: 1. "1" means unprogrammed, "0" means programmed

Table 25-2. Lock Bit Protection Modes<sup>(2)</sup>

Memo	ry Lock Bit	s	Protection Type
LB Mode	LB2	LB1	-
1	1	1	No memory lock features enabled.
2	1	0	Further programming of the Flash and EEPROM is disabled in Parallel and Serial Programming mode. The Fuse Bits are locked in both Serial and Parallel Programming mode. (1)
3	0	0	Further programming and verification of the Flash and EEPROM is disabled in parallel and Serial Programming mode. The Fuse Bits are locked in both Serial and Parallel Programming modes. <sup>(1)</sup>
BLB0 Mode	BLB02	BLB01	
1	1	1	No restrictions for SPM or LPM accessing the Application section.
2	1	0	SPM is not allowed to write to the Application section.
3	0	0	SPM is not allowed to write to the Application section, and LPM executing from the Boot Loader section is not allowed to read from the Application section. If Interrupt Vectors are placed in the Boot Loader section, interrupts are disabled while executing from the Application section.
4	0	1	LPM executing from the Boot Loader section is not allowed to read from the Application section. If Interrupt Vectors are placed in the Boot Loader section, interrupts are disabled while executing from the Application section.
BLB1 Mode	BLB12	BLB11	



ATmega8A [DATASHEET] 8159E-AVR-02/2013



Table 25-2. Lock Bit Protection Modes (2) (Continued)

Mem	ory Lock Bit	s	Protection Type
1	1	1	No restrictions for SPM or LPM accessing the Boot Loader section.
2	1	0	SPM is not allowed to write to the Boot Loader section.
3	0	0	SPM is not allowed to write to the Boot Loader section, and LPM executing from the Application section is not allowed to read from the Boot Loader section. If Interrupt Vectors are placed in the Application section, interrupts are disabled while executing from the Boot Loader section.
4	0	1	LPM executing from the Application section is not allowed to read from the Boot Loader section. If Interrupt Vectors are placed in the Application section, interrupts are disabled while executing from the Boot Loader section.

Notes: 1. Program the Fuse Bits before programming the Lock Bits.

2. "1" means unprogrammed, "0" means programmed

### 25.2 Fuse Bits

The ATmega8A has two fuse bytes. Table 25-3 and Table 25-4 describe briefly the functionality of all the fuses and how they are mapped into the fuse bytes. Note that the fuses are read as logical zero, "0", if they are programmed.

Table 25-3. Fuse High Byte

Fuse High Byte	Bit No.	Description	Default Value	
RSTDISBL <sup>(4)</sup> 7		Select if PC6 is I/O pin or RESET pin	1 (unprogrammed, PC6 is RESET-pin)	
WDTON 6 W		WDT always on	1 (unprogrammed, WDT enabled by WDTCR)	
SPIEN <sup>(1)</sup> 5		Enable Serial Program and Data Downloading	0 (programmed, SPI prog. enabled)	
CKOPT <sup>(2)</sup>	4	Oscillator options	1 (unprogrammed)	
EESAVE	3	EEPROM memory is preserved through the Chip Erase	1 (unprogrammed, EEPROM not preserved)	
BOOTSZ1 2		Select Boot Size (see Table 24-6 for details)	0 (programmed) <sup>(3)</sup>	
BOOTSZ0 1 Select Boot Size (see Table 24-6 for details) 0 (program		0 (programmed) <sup>(3)</sup>		
BOOTRST	0	0 Select Reset Vector 1 (unprogrammed)		

Notes: 1. The SPIEN Fuse is not accessible in Serial Programming mode.

- The CKOPT Fuse functionality depends on the setting of the CKSEL bits, see "Clock Sources" on page 25 for details.
- 3. The default value of BOOTSZ1:0 results in maximum Boot Size. See Table 24-6 on page 204.
- When programming the RSTDISBL Fuse Parallel Programming has to be used to change fuses or perform further programming.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



Table 25-4. Fuse Low Byte

Fuse Low Byte	Bit No.	Description	Default Value
BODLEVEL	7	Brown out detector trigger level	1 (unprogrammed)
BODEN	6	Brown out detector enable	1 (unprogrammed, BOD disabled)
SUT1	5	Select start-up time	1 (unprogrammed)(1)
SUT0	4	Select start-up time	0 (programmed) <sup>(1)</sup>
CKSEL3	3	Select Clock source	0 (programmed) <sup>(2)</sup>
CKSEL2	2	Select Clock source	0 (programmed) <sup>(2)</sup>
CKSEL1	1	Select Clock source	0 (programmed) <sup>(2)</sup>
CKSEL0	0	Select Clock source	1 (unprogrammed) <sup>(2)</sup>

Notes: 1. The default value of SUT1:0 results in maximum start-up time. See Table 9-9 on page 29 for details.

The status of the Fuse Bits is not affected by Chip Erase. Note that the Fuse Bits are locked if lock bit1 (LB1) is programmed. Program the Fuse Bits before programming the Lock Bits.

## 25.2.1 Latching of Fuses

The fuse values are latched when the device enters Programming mode and changes of the fuse values will have no effect until the part leaves Programming mode. This does not apply to the EESAVE Fuse which will take effect once it is programmed. The fuses are also latched on Power-up in Normal mode.

# 25.3 Signature Bytes

All Atmel microcontrollers have a 3-byte signature code which identifies the device. This code can be read in both Serial and Parallel mode, also when the device is locked. The three bytes reside in a separate address space.

For the ATmega8A the signature bytes are:

- 1. 0x000: 0x1E (indicates manufactured by Atmel).
- 2. 0x001: 0x93 (indicates 8KB Flash memory).
- 3. 0x002: 0x07 (indicates ATmega8A device).

## 25.4 Calibration Byte

The ATmega8A stores four different calibration values for the internal RC Oscillator. These bytes resides in the signature row High byte of the addresses 0x0000, 0x0001, 0x0002, and 0x0003 for 1, 2, 4, and 8MHz respectively. During Reset, the 1MHz value is automatically loaded into the OSCCAL Register. If other frequencies are used, the calibration value has to be loaded manually, see "OSCCAL – Oscillator Calibration Register" on page 31 for details.



ATmega8A [DATASHEET]
8159E-AVR-02/2013

<sup>2.</sup> The default setting of CKSEL3:0 results in internal RC Oscillator @ 1MHz. See Table 9-1 on page 25 for details.



# 25.5 Page Size

Table 25-5. No. of Words in a Page and no. of Pages in the Flash

Flash Size	Page Size	PCWORD	No. of Pages	PCPAGE	PCMSB
4K words (8K bytes)	32 words	PC[4:0]	128	PC[11:5]	11

Table 25-6. No. of Words in a Page and no. of Pages in the EEPROM

EEPROM Size	Page Size	PCWORD	No. of Pages	PCPAGE	EEAMSB
512 bytes	4 bytes	EEA[1:0]	128	EEA[8:2]	8

# 25.6 Parallel Programming Parameters, Pin Mapping, and Commands

This section describes how to parallel program and verify Flash Program memory, EEPROM Data memory, Memory Lock Bits, and Fuse Bits in the ATmega8A. Pulses are assumed to be at least 250 ns unless otherwise noted.


### 25.6.1 Signal Names

In this section, some pins of the ATmega8A are referenced by signal names describing their functionality during parallel programming, see Figure 25-1 and Table 25-7. Pins not described in the following table are referenced by pin names.

The XA1/XA0 pins determine the action executed when the XTAL1 pin is given a positive pulse. The bit coding is shown in Table 25-9.

When pulsing  $\overline{WR}$  or  $\overline{OE}$ , the command loaded determines the action executed. The different Commands are shown in Table 25-10.

Figure 25-1. Parallel Programming





ATmega8A [DATASHEET] 8159E-AVR-02/2013



Table 25-7. Pin Name Mapping

Signal Name in Programming Mode	Pin Name	1/0	Function
RDY/BSY	PD1	0	0: Device is busy programming, 1: Device is ready for new command
ŌĒ	PD2	1	Output Enable (Active low)
WR	PD3	1	Write Pulse (Active low)
		Byte Select 1 ("0" selects Low byte, "1" selects High byte)	
XA0	PD5	1	XTAL Action Bit 0
XA1	PD6	1	XTAL Action Bit 1
PAGEL	PD7	3	Program memory and EEPROM Data Page Load
BS2	PC2	1	Byte Select 2 ("0" selects Low byte, "1" selects 2'nd High byte)
DATA	{PC[1:0]: PB[5:0]}	1/0	Bi-directional Data bus (Output when $\overline{\text{OE}}$ is low)

Table 25-8. Pin Values used to Enter Programming Mode

Pin	Symbol	Value
PAGEL	Prog_enable[3]	0
XA1	Prog_enable[2]	0
XA0	Prog_enable[1]	0
BS1	Prog_enable[0]	0

Table 25-9. XA1 and XA0 Coding

XA1	XA0	Action when XTAL1 is Pulsed
0	0	Load Flash or EEPROM Address (High or low address byte determined by BS1)
0	1	Load Data (High or Low data byte for Flash determined by BS1)
1	0	Load Command
1	1	No Action, Idle

Table 25-10. Command Byte Bit Coding

Command Byte	Command Executed	
1000 0000	Chip Erase	
0100 0000	Write Fuse Bits	
0010 0000	Write Lock Bits	
0001 0000	Write Flash	
0001 0001	Write EEPROM	
0000 1000	Read Signature Bytes and Calibration byte	



ATmega8A [DATASHEET] 8159E-AVR-02/2013



Table 25-10. Command Byte Bit Coding

Command Byte	Command Executed		
0000 0100	Read Fuse and Lock Bits		
0000 0010	Read Flash		
0000 0011	Read EEPROM		

### 25.7 Parallel Programming

## 25.7.1 Enter Programming Mode

The following algorithm puts the device in Parallel Programming mode:

- Apply 4.5 5.5V between V<sub>CC</sub> and GND, and wait at least 100μs.
- 2. Set RESET to "0" and toggle XTAL1 at least 6 times
- 3. Set the Prog\_enable pins listed in Table 25-8 on page 211 to "0000" and wait at least 100 ns.
- Apply 11.5 12.5V to RESET. Any activity on Prog\_enable pins within 100ns after +12V has been applied to RESET, will cause the device to fail entering Programming mode.

Note, if the RESET pin is disabled by programming the RSTDISBL Fuse, it may not be possible to follow the proposed algorithm above. The same may apply when External Crystal or External RC configuration is selected because it is not possible to apply qualified XTAL1 pulses. In such cases, the following algorithm should be followed:

- 1. Set Prog\_enable pins listed in Table 25-8 on page 211 to "0000".
- 2. Apply 4.5 5.5V between  $V_{\rm CC}$  and GND simultaneously as 11.5 12.5V is applied to  $\overline{\rm RESET}$ .
- 3. Wait 100 ns.
- 4. Re-program the fuses to ensure that External Clock is selected as clock source (CKSEL3:0 = 0'b0000) and RESET pin is activated (RSTDISBL unprogrammed). If Lock Bits are programmed, a chip erase command must be executed before changing the fuses.
- 5. Exit Programming mode by power the device down or by bringing RESET pin to 0'b0.
- 6. Entering Programming mode with the original algorithm, as described above.

# 25.7.2 Considerations for Efficient Programming

The loaded command and address are retained in the device during programming. For efficient programming, the following should be considered.

- The command needs only be loaded once when writing or reading multiple memory locations.
- Skip writing the data value 0xFF, that is the contents of the entire EEPROM (unless the EESAVE Fuse is programmed) and Flash after a Chip Erase.
- Address High byte needs only be loaded before programming or reading a new 256 word window in Flash or 256byte EEPROM. This consideration also applies to Signature bytes reading.

### 25.7.3 Chip Erase

The Chip Erase will erase the Flash and EEPROM<sup>(1)</sup> memories plus Lock Bits. The Lock Bits are not reset until the Program memory has been completely erased. The Fuse Bits are not changed. A Chip Erase must be performed before the Flash and/or the EEPROM are reprogrammed.

Note: 1. The EEPRPOM memory is preserved during chip erase if the EESAVE Fuse is programmed. Load Command "Chip Erase"



ATmega8A [DATASHEET]



- 1. Set XA1, XA0 to "10". This enables command loading.
- 2. Set BS1 to "0".
- 3. Set DATA to "1000 0000". This is the command for Chip Erase.
- 4. Give XTAL1 a positive pulse. This loads the command.
- 5. Give WR a negative pulse. This starts the Chip Erase. RDY/BSY goes low.
- 6. Wait until RDY/BSY goes high before loading a new command.

#### 25.7.4 Programming the Flash

The Flash is organized in pages, see Table 25-5 on page 210. When programming the Flash, the program data is latched into a page buffer. This allows one page of program data to be programmed simultaneously. The following procedure describes how to program the entire Flash memory:

#### A. Load Command "Write Flash"

- 1. Set XA1, XA0 to "10". This enables command loading.
- 2. Set BS1 to "0".
- 3. Set DATA to "0001 0000". This is the command for Write Flash.
- 4. Give XTAL1 a positive pulse. This loads the command.

#### B. Load Address Low byte

- 1. Set XA1, XA0 to "00". This enables address loading.
- 2. Set BS1 to "0". This selects low address.
- 3. Set DATA = Address Low byte (0x00 0xFF).
- 4. Give XTAL1 a positive pulse. This loads the address Low byte.

### C. Load Data Low byte

- 1. Set XA1, XA0 to "01". This enables data loading.
- Set DATA = Data Low byte (0x00 0xFF).
- 3. Give XTAL1 a positive pulse. This loads the data byte.

## D. Load Data High byte

- 1. Set BS1 to "1". This selects high data byte.
- 2. Set XA1, XA0 to "01". This enables data loading.
- 3. Set DATA = Data High byte (0x00 0xFF).
- 4. Give XTAL1 a positive pulse. This loads the data byte.

# E. Latch Data

- 1. Set BS1 to "1". This selects high data byte.
- 2. Give PAGEL a positive pulse. This latches the data bytes. (See Figure 25-12 for signal waveforms)
- F. Repeat B through E until the entire buffer is filled or until all data within the page is loaded.

While the lower bits in the address are mapped to words within the page, the higher bits address the pages within the FLASH. This is illustrated in Figure 25-11 on page 214. Note that if less than eight bits are required to address words in the page (pagesize < 256), the most significant bit(s) in the address Low byte are used to address the page when performing a page write.

#### G. Load Address High byte

- 1. Set XA1, XA0 to "00". This enables address loading.
- 2. Set BS1 to "1". This selects high address.
- 3. Set DATA = Address High byte (0x00 0xFF).
- 4. Give XTAL1 a positive pulse. This loads the address High byte.




ATmega8A [DATASHEET]



- H. Program Page
- 1. Set BS1 = "0"
- 2. Give WR a negative pulse. This starts programming of the entire page of data. RDY/BSY goes low.
- 3. Wait until RDY/BSY goes high. (See Figure 25-12 for signal waveforms)
- I. Repeat B through H until the entire Flash is programmed or until all data has been programmed.
- J. End Page Programming
- 1. Set XA1, XA0 to "10". This enables command loading.
- 2. Set DATA to "0000 0000". This is the command for No Operation.
- 3. Give XTAL1 a positive pulse. This loads the command, and the internal write signals are reset.

Table 25-11. Addressing the Flash which is Organized in Pages<sup>(1)</sup>




Note: 1. PCPAGE and PCWORD are listed in Table 25-5 on page 210.





Table 25-12. Programming the Flash Waveforms(1)



Note: 1. "XX" is don't care. The letters refer to the programming description above.

# 25.7.5 Programming the EEPROM

The EEPROM is organized in pages, see Table 25-6 on page 210. When programming the EEPROM, the program data is latched into a page buffer. This allows one page of data to be programmed simultaneously. The programming algorithm for the EEPROM Data memory is as follows (refer to "Programming the Flash" on page 213 for details on Command, Address and Data loading):

- 1. A: Load Command "0001 0001".
- 2. G: Load Address High byte (0x00 0xFF).
- 3. B: Load Address Low byte (0x00 0xFF).
- 4. C: Load Data (0x00 0xFF).
- 5. E: Latch data (give PAGEL a positive pulse).

K: Repeat 3 through 5 until the entire buffer is filled.

L: Program EEPROM page.


- 1. Set BS1 to "0".
- 2. Give  $\overline{\text{WR}}$  a negative pulse. This starts programming of the EEPROM page. RDY/ $\overline{\text{BSY}}$  goes low.
- Wait until to RDY/BSY goes high before programming the next page. (See Figure 25-2 for signal waveforms).



ATmega8A [DATASHEET] 8159E-AVR-02/2013



Figure 25-2. Programming the EEPROM Waveforms



## 25.7.6 Reading the Flash

The algorithm for reading the Flash memory is as follows (refer to "Programming the Flash" on page 213 for details on Command and Address loading):

- 1. A: Load Command "0000 0010".
- 2. G: Load Address High byte (0x00 0xFF).
- 3. B: Load Address Low byte (0x00 0xFF).
- 4. Set  $\overline{OE}$  to "0", and BS1 to "0". The Flash word Low byte can now be read at DATA.
- 5. Set BS1 to "1". The Flash word High byte can now be read at DATA.
- Set OE to "1".

# 25.7.7 Reading the EEPROM

The algorithm for reading the EEPROM memory is as follows (refer to "Programming the Flash" on page 213 for details on Command and Address loading):

- 1. A: Load Command "0000 0011".
- 2. G: Load Address High byte (0x00 0xFF).
- 3. B: Load Address Low byte (0x00 0xFF).
- 4. Set  $\overline{\text{OE}}$  to "0", and BS1 to "0". The EEPROM Data byte can now be read at DATA.
- Set OE to "1".

# 25.7.8 Programming the Fuse Low Bits

The algorithm for programming the Fuse Low bits is as follows (refer to "Programming the Flash" on page 213 for details on Command and Data loading):

- 1. A: Load Command "0100 0000".
- 2. C: Load Data Low byte. Bit n = "0" programs and bit n = "1" erases the Fuse bit.
- 3. Set BS1 and BS2 to "0".



ATmega8A [DATASHEET] 8159E-AVR-02/2013



4. Give WR a negative pulse and wait for RDY/BSY to go high.

# 25.7.9 Programming the Fuse High Bits

The algorithm for programming the Fuse high bits is as follows (refer to "Programming the Flash" on page 213 for details on Command and Data loading):

- 1. A: Load Command "0100 0000".
- 2. C: Load Data Low byte. Bit n = "0" programs and bit n = "1" erases the Fuse bit.
- 3. Set BS1 to "1" and BS2 to "0". This selects high data byte.
- 4. Give WR a negative pulse and wait for RDY/BSY to go high.
- 5. Set BS1 to "0". This selects low data byte.

### 25.7.10 Programming the Lock Bits

The algorithm for programming the Lock Bits is as follows (refer to "Programming the Flash" on page 213 for details on Command and Data loading):

- 1. A: Load Command "0010 0000".
- 2. C: Load Data Low byte. Bit n = "0" programs the Lock bit.
- 3. Give WR a negative pulse and wait for RDY/BSY to go high.


The Lock Bits can only be cleared by executing Chip Erase.

### 25.7.11 Reading the Fuse and Lock Bits

The algorithm for reading the Fuse and Lock Bits is as follows (refer to "Programming the Flash" on page 213 for details on Command loading):

- 1. A: Load Command "0000 0100".
- Set OE to "0", BS2 to "0", and BS1 to "0". The status of the Fuse Low bits can now be read at DATA ("0" means programmed).
- Set OE to "0", BS2 to "1", and BS1 to "1". The status of the Fuse High bits can now be read at DATA ("0" means programmed).
- Set OE to "0", BS2 to "0", and BS1 to "1". The status of the Lock Bits can now be read at DATA ("0" means programmed).
- Set OE to "1".

Figure 25-3. Mapping Between BS1, BS2 and the Fuse- and Lock Bits During Read





ATmega8A [DATASHEET] 8159E-AVR-02/2013



#### 25.7.12 Reading the Signature Bytes

The algorithm for reading the Signature bytes is as follows (refer to "Programming the Flash" on page 213 for details on Command and Address loading):

- 1. A: Load Command "0000 1000".
- 2. B: Load Address Low byte (0x00 0x02).
- 3. Set OE to "0", and BS1 to "0". The selected Signature byte can now be read at DATA.
- 4. Set OE to "1".

# 25.7.13 Reading the Calibration Byte

The algorithm for reading the Calibration bytes is as follows (refer to "Programming the Flash" on page 213 for details on Command and Address loading):

- 1. A: Load Command "0000 1000".
- 2. B: Load Address Low byte, (0x00 0x03).
- 3. Set OE to "0", and BS1 to "1". The Calibration byte can now be read at DATA.
- 4. Set OE to "1".

### 25.7.14 Parallel Programming Characteristics

Figure 25-4. Parallel Programming Timing, Including some General Timing Requirements





Figure 25-5. Parallel Programming Timing, Loading Sequence with Timing Requirements<sup>(1)</sup>




Note: 1. The timing requirements shown in Figure 25-4 (i.e.,  $t_{DVXH}$ ,  $t_{XHXL}$ , and  $t_{XLDX}$ ) also apply to loading operation.





**Figure 25-6.** Parallel Programming Timing, Reading Sequence (within the same Page) with Timing Requirements<sup>(1)</sup>



Note: 1. The timing requirements shown in Figure 25-4 (i.e.,  $t_{DVXH}$ ,  $t_{XHXL}$ , and  $t_{XLDX}$ ) also apply to reading operation.

**Table 25-13.** Parallel Programming Characteristics,  $V_{CC} = 5V \pm 10\%$ 

Symbol	Parameter	Min	Тур	Max	Units
$V_{PP}$	Programming Enable Voltage	11.5		12.5	٧
I <sub>PP</sub>	Programming Enable Current			250	μА
t <sub>DVXH</sub>	Data and Control Valid before XTAL1 High	67			ns
t <sub>XLXH</sub>	XTAL1 Low to XTAL1 High	200			ns
t <sub>XHXL</sub>	XTAL1 Pulse Width High	150			ns
t <sub>XLDX</sub>	Data and Control Hold after XTAL1 Low	67			ns
t <sub>XLWL</sub>	XTAL1 Low to WR Low	0			ns
t <sub>XLPH</sub>	XTAL1 Low to PAGEL high	0			ns
t <sub>PLXH</sub>	PAGEL low to XTAL1 high	150			ns
t <sub>BVPH</sub>	BS1 Valid before PAGEL High	67			ns
t <sub>PHPL</sub>	PAGEL Pulse Width High	150			ns
t <sub>PLBX</sub>	BS1 Hold after PAGEL Low	67			ns
t <sub>WLBX</sub>	BS2/1 Hold after WR Low	67			ns
t <sub>PLWL</sub>	PAGEL Low to WR Low	67			ns
t <sub>BVWL</sub>	BS1 Valid to WR Low	67			ns
t <sub>WLWH</sub>	WR Pulse Width Low	150			ns
t <sub>WLRL</sub>	WR Low to RDY/BSY Low	0		1	μs
t <sub>WLRH</sub>	WR Low to RDY/BSY High <sup>(1)</sup>	3.7		4.5	ms
t <sub>WLRH_CE</sub>	WR Low to RDY/BSY High for Chip Erase <sup>(2)</sup>	7.5		9	ms
t <sub>XLOL</sub>	XTAL1 Low to OE Low	0			ns
t <sub>BVDV</sub>	BS1 Valid to DATA valid	0		250	ns
t <sub>OLDV</sub>	OE Low to DATA Valid			250	ns
t <sub>OHDZ</sub>	OE High to DATA Tri-stated			250	ns



ATmega8A [DATASHEET]



Notes: 1. twi RH is valid for the Write Flash, Write EEPROM, Write Fuse Bits and Write Lock Bits commands.

2. t<sub>WLRH CE</sub> is valid for the Chip Erase command.

#### 25.8 Serial Downloading


Both the Flash and EEPROM memory arrays can be programmed using the serial SPI bus while RESET is pulled to GND. The serial interface consists of pins SCK, MOSI (input) and MISO (output). After RESET is set low, the Programming Enable instruction needs to be executed first before program/erase operations can be executed. NOTE, in Table 25-14 on page 220, the pin mapping for SPI programming is listed. Not all parts use the SPI pins dedicated for the internal SPI interface.

#### 25.9 Serial Programming Pin Mapping

Table 25-14. Pin Mapping Serial Programming

Symbol	Pins	1/0	Description	
MOSI	PB3	1	Serial data in	
MISO	PB4	0	Serial data out	
SCK	PB5	1	Serial clock	

Figure 25-7. Serial Programming and Verify(1)



Notes: 1. If the device is clocked by the Internal Oscillator, it is no need to connect a clock source to the XTAL1 pin.

2.  $V_{\rm CC}$  - 0.3 <  $AV_{\rm CC}$  <  $V_{\rm CC}$  + 0.3, however,  $AV_{\rm CC}$  should always be within 2.7 - 5.5V.

When programming the EEPROM, an auto-erase cycle is built into the self-timed programming operation (in the Serial mode ONLY) and there is no need to first execute the Chip Erase instruction. The Chip Erase operation turns the content of every memory location in both the Program and EEPROM arrays into 0xFF.

Depending on CKSEL Fuses, a valid clock must be present. The minimum low and high periods for the Serial Clock (SCK) input are defined as follows:

Low: > 2 CPU clock cycles for  $f_{ck} <$  12MHz, 3 CPU clock cycles for  $f_{ck} \ge$  12MHz

High: > 2 CPU clock cycles for  $f_{ck}$  < 12MHz, 3 CPU clock cycles for  $f_{ck} \ge 12$ MHz

#### 25.9.1 Serial Programming Algorithm

When writing serial data to the ATmega8A, data is clocked on the rising edge of SCK.

When reading data from the ATmega8A, data is clocked on the falling edge of SCK. See Figure 25-8 for timing details.





To program and verify the ATmega8A in the Serial Programming mode, the following sequence is recommended (See four byte instruction formats in Table 25-16):

- 1. Power-up sequence:
  - Apply power between  $V_{CC}$  and GND while  $\overline{RESET}$  and SCK are set to "0". In some systems, the programmer can not guarantee that SCK is held low during Power-up. In this case,  $\overline{RESET}$  must be given a positive pulse of at least two CPU clock cycles duration after SCK has been set to "0".
- Wait for at least 20 ms and enable Serial Programming by sending the Programming Enable serial instruction to pin MOSI.
- 3. The Serial Programming instructions will not work if the communication is out of synchronization. When in sync. the second byte (0x53), will echo back when issuing the third byte of the Programming Enable instruction. Whether the echo is correct or not, all four bytes of the instruction must be transmitted. If the 0x53 did not echo back, give RESET a positive pulse and issue a new Programming Enable command.
- 4. The Flash is programmed one page at a time. The page size is found in Table 25-5 on page 210. The memory page is loaded one byte at a time by supplying the 5LSB of the address and data together with the Load Program memory Page instruction. To ensure correct loading of the page, the data Low byte must be loaded before data High byte is applied for a given address. The Program memory Page is stored by loading the Write Program memory Page instruction with the 7 MSB of the address. If polling is not used, the user must wait at least t<sub>WD\_FLASH</sub> before issuing the next page. (See Table 25-15).
- Note: If other commands than polling (read) are applied before any write operation (FLASH, EEPROM, Lock Bits, Fuses) is completed, it may result in incorrect programming.
- 6. The EEPROM array is programmed one byte at a time by supplying the address and data together with the appropriate Write instruction. An EEPROM memory location is first automatically erased before new data is written. If polling is not used, the user must wait at least t<sub>WD\_EEPROM</sub> before issuing the next byte. (See Table 25-15 on page 222). In a chip erased device, no 0xFFs in the data file(s) need to be programmed.
- Any memory location can be verified by using the Read instruction which returns the content at the selected address at serial output MISO.
- 8. At the end of the programming session, RESET can be set high to commence normal operation.
- Power-off sequence (if needed): Set RESET to "1". Turn V<sub>CC</sub> power off

#### 25.9.2 Data Polling Flash

When a page is being programmed into the Flash, reading an address location within the page being programmed will give the value 0xFF. At the time the device is ready for a new page, the programmed value will read correctly. This is used to determine when the next page can be written. Note that the entire page is written simultaneously and any address within the page can be used for polling. Data polling of the Flash will not work for the value 0xFF, so when programming this value, the user will have to wait for at least  $t_{WD\_FLASH}$  before programming the next page. As a chip-erased device contains 0xFF in all locations, programming of addresses that are meant to contain 0xFF, can be skipped. See Table 97 for  $t_{WD\_FLASH}$  value.

#### 25.9.3 Data Polling EEPROM

When a new byte has been written and is being programmed into EEPROM, reading the address location being programmed will give the value 0xFF. At the time the device is ready for a new byte, the programmed value will read correctly. This is used to determine when the next byte can be written. This will not work for the value 0xFF, but the user should have the following in mind: As a chip-erased device contains 0xFF in all locations, programming of addresses that are meant to contain 0xFF, can be skipped. This does not apply if the EEPROM is Re-



ATmega8A [DATASHEET]




programmed without chip-erasing the device. In this case, data polling cannot be used for the value 0xFF, and the user will have to wait at least  $t_{WD\_EEPROM}$  before programming the next byte. See Table 25-15 for  $t_{WD\_EEPROM}$  value.

Table 25-15. Minimum Wait Delay Before Writing the Next Flash or EEPROM Location

Symbol	Minimum Wait Delay
t <sub>WD_FUSE</sub>	4.5 ms
two_flash	4.5 ms
t <sub>WD_EEPROM</sub>	9.0 ms
t <sub>WD_ERASE</sub>	9.0 ms

Figure 25-8. Serial Programming Waveforms





ATmega8A [DATASHEET] 8159E-AVR-02/2013



Table 25-16. Serial Programming Instruction Set

	Instruction Format				
Instruction	Byte 1	Byte 2	Byte 3	Byte4	Operation
Programming Enable	1010 1100	0101 0011	XXXX XXXX	XXXX XXXX	Enable Serial Programming after RESET goes low.
Chip Erase	1010 1100	100x xxxx	xxxx xxxx	xxxx xxxx	Chip Erase EEPROM and Flash.
Read Program Memory	0010 <b>H</b> 000	0000 aaaa	dddd dddd	0000 0000	Read H (high or low) data o from Program memory at word address a:b.
Load Program Memory Page	0100 <b>H</b> 000	0000 xxxx	xxxb bbbb	1111 1111	Write H (high or low) data i to Program memory page at word address b. Data Low byte must be loaded before Data High byte is applied within the same address.
Write Program Memory Page	0100 1100	0000 aaaa	bbbx xxxx	xxxx xxxx	Write Program memory Page at address a:b.
Read EEPROM Memory	1010 0000	00xx xxx <b>a</b>	bbbb bbbb	0000 0000	Read data o from EEPROM memory at address a:b.
Write EEPROM Memory	1100 0000	00xx xxx <b>a</b>	bbbb bbbb	1111 1111	Write data I to EEPROM memory at address a:b.
Read Lock Bits	0101 1000	0000 0000	XXXX XXXX	жхоо оооо	Read Lock Bits. "0" = programmed "1" = unprogrammed. See Table 25-1 on page 207 for details.
Write Lock Bits	1010 1100	111x xxxx	XXXX XXXX	11ii iiii	Write Lock Bits. Set bits = "0" to program Lock Bits. See Table 25-1 on page 207 for details.
Read Signature Byte	0011 0000	ижж жжи	ники кивь	0000 0000	Read Signature Byte o at address b.
Write Fuse Bits	1010 1100	1010 0000	XXXX XXXX	1111 1111	Set bits = "0" to program, "1" to unprogram. See Table 25-4 on page 209 for details.
Write Fuse High Bits	1010 1100	1010 1000	XXXX XXXX	iiii iiii	Set bits = "0" to program, "1" to unprogram. See Table 25-3 on page 208 for details.
Read Fuse Bits	0101 0000	0000 0000	XXXX XXXX	0000 0000	Read Fuse Bits. "0" = programmed "1" = unprogrammed. See Table 25-4 on page 209 for details.
Read Fuse High Bits	0101 1000	0000 1000	XXXX XXXX	0000 0000	Read Fuse high bits. "0" = pro- grammed, "1" = unprogrammed. See Table 25-3 on page 208 for details.
Read Calibration Byte	0011 1000	00xx xxxx	0000 00 <b>bb</b>	0000 0000	Read Calibration Byte

**Atmel** 

ATmega8A [DATASHEET] 8159E-AVR-02/2013



### 25.9.4 SPI Serial Programming Characteristics

For characteristics of the SPI module, see "SPI Timing Characteristics" on page 230.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



### 26. Electrical Characteristics - TA = -40°C to 85°C

Typical values contained in this datasheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Min and Max values will be available after the device is characterized.

#### 26.1 Absolute Maximum Ratings\*

Operating Temperature	55°C to +125°C
Storage Temperature	65°C to +150°C
Voltage on any Pin except RESET	
with respect to Ground	-0.5V to V <sub>CC</sub> +0.5V
Voltage on RESET with respect to Ground	0.5V to +13.0V
Maximum Operating Voltage	6.0V
DC Current per I/O Pin	40.0mA
DC Current V <sub>CC</sub> and GND Pins	300.0mA

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### 26.2 DC Characteristics

 $T_A$  = -40°C to 85°C,  $V_{\rm CC}$  = 2.7V to 5.5V (unless otherwise noted)

Symbol	Parameter	Condition	Min	Тур	Max	Units
V <sub>IL</sub>	Input Low Voltage except XTAL1 and RESET pins	V <sub>CC</sub> = 2.7V - 5.5V	-0.5		0.2 V <sub>CC</sub> <sup>(1)</sup>	v
V <sub>IH</sub>	Input High Voltage except XTAL1 and RESET pins	V <sub>CC</sub> = 2.7V - 5.5V	0.6 V <sub>CC</sub> <sup>(2)</sup>		V <sub>CC</sub> + 0.5	v
V <sub>IL1</sub>	Input Low Voltage XTAL1 pin	V <sub>CC</sub> = 2.7V - 5.5V	-0.5		0.1 V <sub>CC</sub> <sup>(1)</sup>	v
V <sub>IH1</sub>	Input High Voltage XTAL 1 pin	V <sub>CC</sub> = 2.7V - 5.5V	0.8 V <sub>CC</sub> <sup>(2)</sup>		V <sub>CC</sub> + 0.5	v
V <sub>IL2</sub>	Input Low Voltage RESET pin	V <sub>CC</sub> = 2.7V - 5.5V	-0.5		0.2 V <sub>CC</sub>	v
V <sub>IH2</sub>	Input High Voltage RESET pin	V <sub>CC</sub> = 2.7V - 5.5V	0.9 V <sub>CC</sub> <sup>(2)</sup>		V <sub>CC</sub> + 0.5	v
V <sub>IL3</sub>	Input Low Voltage RESET pin as I/O	V <sub>CC</sub> = 2.7V - 5.5V	-0.5		0.2 V <sub>CC</sub>	v
V <sub>IH3</sub>	Input High Voltage RESET pin as I/O	V <sub>CC</sub> = 2.7V - 5.5V	0.6 V <sub>CC</sub> <sup>(2)</sup> 0.7 V <sub>CC</sub> <sup>(2)</sup>		V <sub>CC</sub> + 0.5	v
V <sub>OL</sub>	Output Low Voltage <sup>(3)</sup> (Ports B,C,D)	$I_{OL} = 20$ mA, $V_{CC} = 5$ V $I_{OL} = 10$ mA, $V_{CC} = 3$ V			0.9 0.6	v v
V <sub>OH</sub>	Output High Voltage <sup>(4)</sup> (Ports B,C,D)	$I_{OH} = -20$ mA, $V_{CC} = 5$ V $I_{OH} = -10$ mA, $V_{CC} = 3$ V	4.2 2.2			v v
I <sub>IL</sub>	Input Leakage Current I/O Pin	Vcc = 5.5V, pin low (absolute value)			1	μА
I <sub>IH</sub>	Input Leakage Current I/O Pin	Vcc = 5.5V, pin high (absolute value)			1	μА



ATmega8A [DATASHEET]



 $T_A = -40^{\circ}\text{C}$  to 85°C,  $V_{CC} = 2.7\text{V}$  to 5.5V (unless otherwise noted) (Continued)

Symbol	Parameter	Condition	Min	Тур	Max	Units
R <sub>RST</sub>	Reset Pull-up Resistor		30		80	kΩ
R <sub>pu</sub>	I/O Pin Pull-up Resistor		20		50	kΩ
0,1		Active 4MHz, V <sub>CC</sub> = 3V		2	5	mA
	Bauer Sunnhi Gurrant	Active 8MHz, V <sub>CC</sub> = 5V		6	15	mA
	Power Supply Current	Idle 4MHz, V <sub>CC</sub> = 3V		0.5	2	mA
lcc		Idle 8MHz, V <sub>CC</sub> = 5V		2.2	7	mA
	Power-down mode <sup>(5)</sup>	WDT enabled, V <sub>CC</sub> = 3V		<10	28	μА
		WDT disabled, V <sub>CC</sub> = 3V		<1	3	μА
V <sub>ACIO</sub>	Analog Comparator Input Offset Voltage	$V_{CC} = 5V$ $V_{in} = V_{CC}/2$			40	mV
I <sub>ACLK</sub>	Analog Comparator Input Leakage Current	$V_{\rm CC} = 5V$ $V_{\rm in} = V_{\rm CC}/2$	-50		50	nA
t <sub>ACPD</sub>	Analog Comparator Propagation Delay	V <sub>CC</sub> = 2.7V V <sub>CC</sub> = 5.0V		750 500		ns

Notes: 1. "Max" means the highest value where the pin is guaranteed to be read as low

- 2. "Min" means the lowest value where the pin is guaranteed to be read as high
- 3. Although each I/O port can sink more than the test conditions (20mA at Vcc = 5V, 10mA at Vcc = 3V) under steady state conditions (non-transient), the following must be observed: PDIP, TQFP, and QFN/MLF Package:
  - 1] The sum of all IOL, for all ports, should not exceed 300mA.

  - 2] The sum of all IOL, for ports C0 C5 should not exceed 100mA.
    3] The sum of all IOL, for ports B0 B7, C6, D0 D7 and XTAL2, should not exceed 200mA.
  - If IOL exceeds the test condition, VOL may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test condition.
- 4. Although each I/O port can source more than the test conditions (20mA at Vcc = 5V, 10mA at Vcc = 3V) under steady state conditions (non-transient), the following must be observed:
  - PDIP, TQFP, and QFN/MLF Package:
  - 1] The sum of all IOH, for all ports, should not exceed 300mA.

  - 2] The sum of all IOH, for port C0 C5, should not exceed 100mA.

    3] The sum of all IOH, for port B0 B7, C6, D0 D7 and XTAL2, should not exceed 200mA.

    If IOH exceeds the test condition, VOH may exceed the related specification. Pins are not guaranteed to source current greater than the listed test condition.
- 5. Minimum V<sub>CC</sub> for Power-down is 2.5V.




ATmega8A [DATASHEET] 8159E-AVR-02/2013



# 26.3 Speed Grades


Figure 26-1. Maximum Frequency vs. Vcc



#### 26.4 Clock Characteristics

### 26.4.1 External Clock Drive Waveforms

Figure 26-2. External Clock Drive Waveforms



### 26.4.2 External Clock Drive

Table 26-1. External Clock Drive

		$V_{CC} = 2.7V \text{ to } 5.5V$		$V_{CC} = 4.5V \text{ to } 5.5V$		
Symbol	Parameter	Min	Max	Min	Max	Units
1/t <sub>CLCL</sub>	Oscillator Frequency	0	8	0	16	MHz
t <sub>CLCL</sub>	Clock Period	125		62.5		ns
t <sub>CHCX</sub>	High Time	50		25		ns
t <sub>CLCX</sub>	Low Time	50		25		ns
t <sub>CLCH</sub>	Rise Time		1.6		0.5	μS
t <sub>CHCL</sub>	Fall Time		1.6		0.5	μS
Δt <sub>alal</sub>	Change in period from one clock cycle to the next		2		2	%



ATmega8A [DATASHEET] 8159E-AVR-02/2013



Table 26-2. External RC Oscillator, Typical Frequencies

R [kΩ] <sup>(1)</sup>	C [pF]	<b>f</b> (2)
33	22	650kHz
10	22	2.0MHz

Notes: 1. R should be in the range 3 kΩ - 100 kΩ, and C should be at least 20 pF. The C values given in the table includes pin capacitance. This will vary with package type.

# 26.5 System and Reset Characteristics

Table 26-3. Reset, Brown-out and Internal Voltage Reference Characteristics

Symbol	Parameter	Condition	Min	Тур	Max	Units
V	Power-on Reset Threshold Voltage (rising) <sup>(1)</sup>			1.4	2.3	V
V <sub>POT</sub>	Power-on Reset Threshold Voltage (falling)			1.3	2.3	v
V <sub>RST</sub>	RESET Pin Threshold Voltage		0.2		0.9	V <sub>CC</sub>
t <sub>RST</sub>	Minimum pulse width on RESET Pin				1.5	μs
.,	Brown-out Reset Threshold Voltage <sup>(2)</sup>	BODLEVEL = 1	2.40	2.60	2.90	v
V <sub>BOT</sub>		BODLEVEL = 0	3.70	4.00	4.50	V
<b>(*)</b>	Minimum low voltage period for Brown- out Detection	BODLEVEL = 1		2		μs
t <sub>BOD</sub>		BODLEVEL = 0		2		μs
V <sub>HYST</sub>	Brown-out Detector hysteresis			130		mV
V <sub>BG</sub>	Bandgap reference voltage		1.15	1.23	1.35	٧
t <sub>BG</sub>	Bandgap reference start-up time			40	70	μs
I <sub>BG</sub>	Bandgap reference current consumption			10		μs

Notes: 1. The Power-on Reset will not work unless the supply voltage has been below V<sub>POT</sub> (falling).



<sup>2.</sup> The frequency will vary with package type and board layout.

<sup>2.</sup>  $V_{BOT}$  may be below nominal minimum operating voltage for some devices. For devices where this is the case, the device is tested down to  $V_{CC} = V_{BOT}$  during the production test. This guarantees that a Brown-out Reset will occur before  $V_{\rm CC}$  drops to a voltage where correct operation of the microcontroller is no longer guaranteed. The test is performed using BODLEVEL = 1 and BODLEVEL = 0 for ATmega8A.



#### 26.6 Two-wire Serial Interface Characteristics

Table 26-4 describes the requirements for devices connected to the Two-wire Serial Bus. The ATmega8A Two-wire Serial Interface meets or exceeds these requirements under the noted conditions.

Timing symbols refer to Figure 26-3.

Table 26-4. Two-wire Serial Bus Requirements

Symbol	Parameter	Condition	Min	Max	Units
V <sub>IL</sub>	Input Low-voltage		-0.5	0.3 V <sub>CC</sub>	٧
V <sub>IH</sub>	Input High-voltage		0.7 V <sub>CC</sub>	V <sub>CC</sub> + 0.5	٧
V <sub>tiys</sub> (1)	Hysteresis of Schmitt Trigger Inputs		0.05 V <sub>CC</sub> <sup>(2)</sup>	-	V
V <sub>OL</sub> <sup>(1)</sup>	Output Low-voltage	3mA sink current	0	0.4	V
t <sub>r</sub> (1)	Rise Time for both SDA and SCL		20 + 0.1C <sub>b</sub> (3)(2)	300	ns
tor(1)	Output Fall Time from V <sub>IHmin</sub> to V <sub>ILmax</sub>	10 pF < C <sub>b</sub> < 400 pF <sup>(3)</sup>	20 + 0.1C <sub>b</sub> (3)(2)	250	ns
t <sub>SP</sub> <sup>(1)</sup>	Spikes Suppressed by Input Filter		0	50(2)	ns
l <sub>i</sub>	Input Current each I/O Pin	0.1V <sub>CC</sub> < V <sub>i</sub> < 0.9V <sub>CC</sub>	-10	10	μА
C <sub>i</sub> (1)	Capacitance for each I/O Pin			10	pF
f <sub>SCL</sub>	SCL Clock Frequency	$f_{CK}^{(4)} > max(16f_{SCL}, 250kHz)^{(5)}$	0	400	kHz
		f <sub>SCL</sub> ≤ 100kHz	V <sub>CC</sub> - 0,4V 3mA	1000ns C <sub>b</sub>	Ω
Rp	Rp Value of Pull-up resistor	f <sub>SCL</sub> > 100kHz	V <sub>CC</sub> - 0,4V 3mA	$\frac{300 \mathrm{ns}}{C_b}$	Ω
		f <sub>SCL</sub> ≤ 100kHz	4.0	.=0	μs
t <sub>HD;STA</sub>	Hold Time (repeated) START Condition	f <sub>SCL</sub> > 100kHz	0.6	-	μs
		$f_{SCL} \le 100kHz^{(6)}$	4.7	-	μs
t <sub>LOW</sub>	Low Period of the SCL Clock	f <sub>SCL</sub> > 100kHz <sup>(7)</sup>	1.3	_	μs
	18-6	f <sub>SCL</sub> ≤ 100kHz	4.0	-	μs
t <sub>HIGH</sub>	High period of the SCL clock	f <sub>SCL</sub> > 100kHz	0.6	-	μs
	0.1	f <sub>SCL</sub> ≤ 100kHz	4.7		μѕ
t <sub>SU;STA</sub>	Set-up time for a repeated START condition	f <sub>SCL</sub> > 100kHz	0.6	-	μs
	B. L. Lilli	f <sub>SCL</sub> ≤ 100kHz	0	3.45	μs
t <sub>HD:DAT</sub>	Data hold time	f <sub>SCL</sub> > 100kHz	0	0.9	μs
<b>*</b>	Data anti-rational	f <sub>SCL</sub> ≤ 100kHz	250	-	ns
t <sub>SU;DAT</sub>	Data setup time	f <sub>SCL</sub> > 100kHz	100	-	ns
	Saturations for STOR condition	f <sub>SCL</sub> ≤ 100kHz	4.0	140	μs
t <sub>su;sto</sub>	Setup time for STOP condition	f <sub>SCL</sub> > 100kHz	0.6		μs
	Bus free time between a STOP and START	f <sub>SCL</sub> ≤ 100kHz	4.7	-	μs
t <sub>BUF</sub>	condition	f <sub>SCL</sub> > 100kHz	1.3		μs

Notes: 1. In ATmega8A, this parameter is characterized and not 100% tested.

2. Required only for  $f_{\rm SCL}$  > 100kHz.




ATmega8A [DATASHEET] 8159E-AVR-02/2013



- 3. C<sub>b</sub> = capacitance of one bus line in pF.
- 4. f<sub>CK</sub> = CPU clock frequency
- 5. This requirement applies to all ATmega8A Two-wire Serial Interface operation. Other devices connected to the Two-wire Serial Bus need only obey the general  $f_{SCL}$  requirement.
- 6. The actual low period generated by the ATmega8A Two-wire Serial Interface is (1/f<sub>SCL</sub> 2/f<sub>CK</sub>), thus f<sub>CK</sub> must be greater than 6MHz for the low time requirement to be strictly met at  $f_{\rm SCL}$  = 100kHz.
- 7. The actual low period generated by the ATmega8A Two-wire Serial Interface is (1/f<sub>SCL</sub> 2/f<sub>CK</sub>), thus the low time requirement will not be strictly met for f<sub>SCL</sub> > 308kHz when f<sub>CK</sub> = 8MHz. Still, ATmega8A devices connected to the bus may communicate at full speed (400kHz) with other ATmega8A devices, as well as any other device with a proper t<sub>LOW</sub> acceptance margin.

Figure 26-3. Two-wire Serial Bus Timing



#### 26.7 SPI Timing Characteristics

See Figure 26-4 and Figure 26-5 for details.

Table 26-5. SPI Timing Parameters

	Description	Mode	Min	Тур	Max	
1	SCK period	Master		See Table 19-4		
2	SCK high/low	Master		50% duty cycle		
3	Rise/Fall time	Master		3.6		
4	Setup	Master		10		
5	Hold	Master		10		
6	Out to SCK	Master		0.5 • t <sub>SCK</sub>		
7	SCK to out	Master		10		
8	SCK to out high	Master		10		
9	SS low to out	Slave		15		
10	SCK period	Slave	4 • t <sub>ck</sub>			ns
11	SCK high/low(1)	Slave	2 • t <sub>ck</sub>			
12	Rise/Fall time	Slave			1.6	
13	Setup	Slave	10			
14	Hold	Slave	10			
15	SCK to out	Slave	-	15		
16	SCK to SS high	Slave	20			
17	SS high to tri-state	Slave		10		
18	SS low to SCK	Salve	2 • t <sub>ck</sub>			

Note: 1. In SPI Programming mode the minimum SCK high/low period is:



ATmega8A [DATASHEET] 8159E-AVR-02/2013

<sup>- 2</sup>t<sub>CLCL</sub> for f<sub>CK</sub> < 12MHz - 3t<sub>CLCL</sub> for f<sub>CK</sub> > 12MHz



Figure 26-4. SPI interface timing requirements (Master Mode)





Figure 26-5. SPI interface timing requirements (Slave Mode)







#### 26.8 ADC Characteristics

Table 26-6. ADC Characteristics

Symbol	Parameter	Condition	Min <sup>(1)</sup>	Typ <sup>(1)</sup>	Max <sup>(1)</sup>	Units
	Resolution	Single Ended Conversion		10		Bits
	Absolute accuracy (Including INL, DNL, Quantization Error, Gain, and Offset Error)	Single Ended Conversion  V <sub>REF</sub> = 4V, V <sub>CC</sub> = 4V  ADC clock = 200kHz		1.75		LSB
		Single Ended Conversion  V <sub>REF</sub> = 4V, V <sub>CC</sub> = 4V  ADC clock = 1MHz		3		LSB
	Integral Non-linearity (INL)	Single Ended Conversion $V_{REF} = 4V$ , $V_{CC} = 4V$ ADC clock = 200kHz		0.75		LSB
	Differential Non-linearity (DNL)	Single Ended Conversion  V <sub>REF</sub> = 4V, V <sub>CC</sub> = 4V  ADC clock = 200kHz		0.5		LSB
	Gain Error	Single Ended Conversion  V <sub>REF</sub> = 4V, V <sub>CC</sub> = 4V  ADC clock = 200kHz		1		LSB
	Offset Error	Single Ended Conversion  V <sub>REF</sub> = 4V, V <sub>CC</sub> = 4V  ADC clock = 200kHz		1		LSB
	Conversion Time <sup>(4)</sup>	Free Running Conversion	13		260	μs
	Clock Frequency		50		1000	kHz
$AV_{CC}$	Analog Supply Voltage		V <sub>CC</sub> - 0.3 <sup>(2)</sup>		$V_{CC} + 0.3^{(3)}$	٧
$V_{REF}$	Reference Voltage	,	2.0		AV <sub>cc</sub>	٧
V <sub>IN</sub>	Input voltage		GND		V <sub>REF</sub>	٧
	Input bandwidth			38.5		kHz
V <sub>INT</sub>	Internal Voltage Reference		2.3	2.56	2.8	٧
R <sub>REF</sub>	Reference Input Resistance			32		kΩ
R <sub>AIN</sub>	Analog Input Resistance		55	100		$M\Omega$

Notes: 1. Values are guidelines only.

- 2. Minimum for  ${\rm AV}_{\rm CG}$  is 2.7V.
- 3. Maximum for AV<sub>CC</sub> is 5.5V.
- 4. Maximum conversion time is 1/50kHz\*25 = 0.5 ms.





# 27. Electrical Characteristics - TA = -40°C to 105°C

### Absolute Maximum Ratings\*

Operating Temperature	55°C to +125°C
Storage Temperature	65°C to +150°C
Voltage on any Pin except RESET with respect to Ground	0.5V to V <sub>CC</sub> +0.5V
Voltage on RESET with respect to Ground	0.5V to +13.0V
Maximum Operating Voltage	6.0V
DC Current per I/O Pin	40.0 mA
DC Current V <sub>CC</sub> and GND Pins	200.0 mA

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### 27.1 DC Characteristics

 $T_A = -40^{\circ}\text{C}$  to 105°C,  $V_{CC} = 2.7\text{V}$  to 5.5V (unless otherwise noted)

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
V <sub>IL</sub>	Input Low Voltage, Except XTAL1 and RESET pin	V <sub>CC</sub> = 2.7V - 5.5V	-0.5		0.2V <sub>CC</sub> <sup>(1)</sup>	V
V <sub>IL1</sub>	Input Low Voltage, XTAL1 pin	V <sub>CC</sub> = 2.7V - 5.5V	-0.5		0.1V <sub>CC</sub> <sup>(1)</sup>	V
V <sub>IL2</sub>	Input Low Voltage, RESET pin	V <sub>CC</sub> = 2.7V - 5.5V	-0.5		0.1V <sub>CC</sub> <sup>(1)</sup>	v
V <sub>IH</sub>	Input High Voltage, Except XTAL1 and RESET pins	V <sub>CC</sub> = 2.7V - 5.5V	0.6V <sub>CC</sub> <sup>(2)</sup>		V <sub>CC</sub> + 0.5	٧
V <sub>IH1</sub>	Input High Voltage, XTAL1 pin	V <sub>CC</sub> = 2.7V - 5.5V	0.8V <sub>CC</sub> <sup>(2)</sup>		V <sub>CC</sub> + 0.5	٧
V <sub>IH2</sub>	Input High Voltage, RESET pin	V <sub>CC</sub> = 2.7V - 5.5V	0.9V <sub>CC</sub> <sup>(2)</sup>		V <sub>CC</sub> + 0.5	V
V <sub>OL</sub>	Output Low Voltage <sup>(3)</sup> , Port B (except RESET)	I <sub>OL</sub> =20 mA, V <sub>CC</sub> = 5V I <sub>OL</sub> =10 mA, V <sub>CC</sub> = 3V			0.8 0.6	V
V <sub>OH</sub>	Output High Voltage <sup>(4)</sup> , Port B (except RESET)	I <sub>OH</sub> = -20 mA, V <sub>CC</sub> = 5V I <sub>OH</sub> = -10 mA, V <sub>CC</sub> = 3V	4.0 2.2			V
I <sub>IL</sub>	Input Leakage Current I/O Pin				3	μА
I <sub>IH</sub>	Input Leakage Current I/O Pin				3	μА
R <sub>RST</sub>	Reset Pull-up Resistor		30		80	kΩ
R <sub>PU</sub>	I/O Pin Pull-up Resistor		20		50	kΩ
V <sub>ACIÓ</sub>	Analog Comparator Input Offset Voltage	$V_{CC} = 5V$ $V_{in} = V_{CC}/2$			20	mV
I <sub>ACLK</sub>	Analog Comparator Input Leakage Current	$V_{\rm CC} = 5V$ $V_{\rm in} = V_{\rm CC}/2$	-50		50	nA

Notes: 1. "Max" means the highest value where the pin is guaranteed to be read as low



ATmega8A [DATASHEET] 8159E-AVR-02/2013



- 2. "Min" means the lowest value where the pin is guaranteed to be read as high
- 3. Although each I/O port can sink more than the test conditions (20mA at Vcc = 5V, 10mA at Vcc = 3V) under steady state conditions (non-transient), the following must be observed:

PDIP, TQFP, and QFN/MLF Package:

- 1] The sum of all IOL, for all ports, should not exceed 300 mA.
- 2] The sum of all IOL, for ports C0 C5 should not exceed 100 mA.
- 3] The sum of all IOL, for ports B0 B7, C6, D0 D7 and XTAL2, should not exceed 200 mA.
- If IOL exceeds the test condition, VOL may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test condition.
- 4. Although each I/O port can source more than the test conditions (20 mA at Vcc = 5V, 10 mA at Vcc = 3V) under steady state conditions (non-transient), the following must be observed: PDIP, TQFP, and QFN/MLF Package:

  - 1] The sum of all IOH, for all ports, should not exceed 300 mA. 2] The sum of all IOH, for port C0 C5, should not exceed 100 mA.
  - 3] The sum of all IOH, for ports B0 B7, C6, D0 D7 and XTAL2, should not exceed 200 mA.
  - If IOH exceeds the test condition, VOH may exceed the related specification. Pins are not guaranteed to source current greater than the listed test condition.

#### 27.1.1 ATmega8A DC Characteristics

Table 27-1.  $T_A = -40$ °C to 105°C,  $V_{CC} = 1.8$ V to 5.5V (unless otherwise noted)

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
I <sub>CC</sub>	Power Supply Current	Active 4 MHz, V <sub>CC</sub> = 3V			6	mA
		Active 8 MHz, V <sub>CC</sub> = 5V			15	mA
		Idle 4 MHz, V <sub>CC</sub> = 3V			3	mA
		Idle 8 MHz, V <sub>CC</sub> = 5V			8	mA
	Power-down mode <sup>(1)</sup>	WDT enabled, V <sub>CC</sub> = 3V			35	μА
		WDT disabled, V <sub>CC</sub> = 3V			6	μА

Note: 1. The current consumption values include input leakage current.





# 28. Typical Characteristics – TA = -40°C to 85°C

The following charts show typical behavior. These figures are not tested during manufacturing. All current consumption measurements are performed with all I/O pins configured as inputs and with internal pull-ups enabled. A sine wave generator with Rail-to-Rail output is used as clock source.

The power consumption in Power-down mode is independent of clock selection.

The current consumption is a function of several factors such as: operating voltage, operating frequency, loading of I/O pins, switching rate of I/O pins, code executed and ambient temperature. The dominating factors are operating voltage and frequency.


The current drawn from capacitive loaded pins may be estimated (for one pin) as  $C_L^*V_{CC}^*f$  where  $C_L$  = load capacitance,  $V_{CC}$  = operating voltage and f = average switching frequency of I/O pin.

The parts are characterized at frequencies higher than test limits. Parts are not guaranteed to function properly at frequencies higher than the ordering code indicates.

The difference between current consumption in Power-down mode with Watchdog Timer enabled and Power-down mode with Watchdog Timer disabled represents the differential current drawn by the Watchdog Timer.

#### 28.1 Active Supply Current

Figure 28-1. Active Supply Current vs. Frequency (0.1 - 1.0MHz)





ATmega8A [DATASHEET]



Figure 28-2. Active Supply Current vs. Frequency (1 - 16MHz)




Figure 28-3. Active Supply Current vs.  $V_{\rm CC}$  (Internal RC Oscillator, 8MHz)








Figure 28-4. Active Supply Current vs.  $V_{\rm CC}$  (Internal RC Oscillator, 4MHz)




Figure 28-5. Active Supply Current vs.  $V_{CC}$  (Internal RC Oscillator, 2MHz)








Figure 28-6. Active Supply Current vs.  $V_{\rm CC}$  (Internal RC Oscillator, 1MHz)





Figure 28-7. Active Supply Current vs. V<sub>CC</sub> (32kHz External Oscillator)







# 28.2 Idle Supply Current

Figure 28-8. Idle Supply Current vs. Frequency (0.1 - 1.0MHz)





Figure 28-9. Idle Supply Current vs. Frequency (1 - 16MHz)





ATmega8A [DATASHEET] 8159E-AVR-02/2013



Figure 28-10. Idle Supply Current vs.  $V_{\rm CC}$  (Internal RC Oscillator, 8MHz)




Figure 28-11. Idle Supply Current vs.  $V_{\rm CC}$  (Internal RC Oscillator, 4MHz)








Figure 28-12. Idle Supply Current vs.  $V_{\rm CC}$  (Internal RC Oscillator, 2MHz)





Figure 28-13. Idle Supply Current vs.  $V_{\rm CC}$  (Internal RC Oscillator, 1MHz)








25 °C 20 25 °C 15 25 °C 25 °C 25 °C 25 °C 25 °C 15 5 5.5 V<sub>CC</sub> (V)

Figure 28-14. Idle Supply Current vs.  $V_{\rm CC}$  (32kHz External Oscillator)

# 28.3 Power-down Supply Current

Figure 28-15. Power-down Supply Current vs.  $V_{\rm CC}$  (Watchdog Timer Disabled)








25 20 25 °C 25 °C -40 °C 15 0 2.5 3 3.5 4 4.5 5 5.5 V<sub>CC</sub> (V)

Figure 28-16. Power-down Supply Current vs.  $V_{\rm CC}$  (Watchdog Timer Enabled)

# 28.4 Power-save Supply Current

Figure 28-17. Power-save Supply Current vs.  $V_{\rm CC}$  (Watchdog Timer Disabled)







# 28.5 Standby Supply Current

 $\textbf{Figure 28-18.} \ \, \textbf{Standby Supply Current vs. V}_{\text{CC}} \, (455 \text{kHz Resonator, Watchdog Timer Disabled})$ 





Figure 28-19. Standby Supply Current vs.  $V_{\rm CC}$  (1MHz Resonator, Watchdog Timer Disabled)







 $\textbf{Figure 28-20.} \ \ \textbf{Standby Supply Current vs.} \ \ \textbf{V}_{\text{CC}} \ (1 \\ \textbf{MHz Xtal, Watchdog Timer Disabled})$ 





Figure 28-21. Standby Supply Current vs.  $V_{\rm CC}$  (4MHz Resonator, Watchdog Timer Disabled)







 $\textbf{Figure 28-22.} \ \ \textbf{Standby Supply Current vs.} \ \ \textbf{V}_{\text{CC}} \ (\text{4MHz Xtal, Watchdog Timer Disabled})$ 





Figure 28-23. Standby Supply Current vs.  $V_{CC}$  (6MHz Resonator, Watchdog Timer Disabled)







120 100 80 80 40 20

Vcc (V)


4.5

5.5


 $\textbf{Figure 28-24.} \ \, \textbf{Standby Supply Current vs. V}_{\text{CC}} \, (\textbf{6MHz Xtal}, \, \textbf{Watchdog Timer Disabled})$ 

# 28.6 Pin Pull-up

2.5



3.5





ATmega8A [DATASHEET] 8159E-AVR-02/2013



Figure 28-26. I/O Pin Pull-up Resistor Current vs. Input Voltage ( $V_{\rm CC}$  = 2.7V)




Figure 28-27. Reset Pull-up Resistor Current vs. Reset Pin Voltage ( $V_{\rm CC}$  = 5V)








Figure 28-28. Reset Pull-up Resistor Current vs. Reset Pin Voltage ( $V_{\rm CC}$  = 2.7V)

# 28.7 Pin Driver Strength

Figure 28-29. I/O Pin Output Voltage vs. Source Current ( $V_{\rm CC}$  = 5.0V)








Figure 28-30. I/O Pin Output Voltage vs. Source Current ( $V_{\rm CC}$  = 3.0V)




Figure 28-31. I/O Pin Output Voltage vs. Sink Current ( $V_{\rm CC}$  = 5.0V)








Figure 28-32. I/O Pin Output Voltage vs. Sink Current ( $V_{\rm CC}$  = 3.0V)




Figure 28-33. Reset Pin as I/O - Pin Source Current vs. Output Voltage ( $V_{\rm CC}$  = 5.0V)








Figure 28-34. Reset Pin as I/O - Pin Source Current vs. Output Voltage ( $V_{\rm CC}$  = 2.7V)





Figure 28-35. Reset Pin as I/O - Pin Sink Current vs. Output Voltage ( $V_{\rm CC}$  = 5.0V)







4.5 4 3.5 3 25 °C 85 °C 0 0 0.5 1 1.5 2

V<sub>OL</sub> (V)

Figure 28-36. Reset Pin as I/O - Pin Sink Current vs. Output Voltage ( $V_{\rm CC}$  = 2.7V)

# 28.8 Pin Thresholds and Hysteresis

Figure 28-37. I/O Pin Input Threshold Voltage vs.  $V_{\rm CC}$  ( $V_{\rm IH}$ , I/O Pin Read as "1")








Figure 28-38. I/O Pin Input Threshold Voltage vs.  $V_{\rm CC}$  ( $V_{\rm IL}$ , I/O Pin Read as "0")




Figure 28-39. I/O Pin Input Hysteresis vs.  $V_{\rm CC}$ 








Figure 28-40. Reset Pin as I/O - Input Threshold Voltage vs.  $V_{\rm CC}$  ( $V_{\rm IH}$ , Reset Pin Read as "1")




Figure 28-41. Reset Pin as I/O - Input Threshold Voltage vs.  $V_{\rm CC}$  ( $V_{\rm IL}$ , Reset Pin Read as "0")








Figure 28-42. Reset Pin as I/O - Pin Hysteresis vs.  $\rm V_{\rm CC}$ 




Figure 28-43. Reset Input Threshold Voltage vs.  $V_{\rm CC}$  ( $V_{\rm IH}$ , Reset Pin Read as "1")








Figure 28-44. Reset Input Threshold Voltage vs.  $V_{\rm CC}$  ( $V_{\rm IL}$ , Reset Pin Read as "0")





Figure 28-45. Reset Input Pin Hysteresis vs.  $V_{\rm CC}$ 







# 28.9 Bod Thresholds and Analog Comparator Offset

Figure 28-46. BOD Thresholds vs. Temperature (BOD Level is 4.0V)





Figure 28-47. BOD Thresholds vs. Temperature (BOD Level is 2.7v)





ATmega8A [DATASHEET] 8159E-AVR-02/2013



Figure 28-48. Bandgap Voltage vs.  $V_{\rm CC}$ 





Figure 28-49. Analog Comparator Offset Voltage vs. Common Mode Voltage ( $V_{\rm CC}$  = 5V)









0.003 0.002 25 °C 85 °C Comparator Offset Voltage (V) 0.001 0 -0.001 -40 °C -0.002 -0.003 -0.004 0.25 0.50 0.75 1.00 2.25 2.75 Common Mode Voltage (V)

Figure 28-50. Analog Comparator Offset Voltage vs. Common Mode Voltage ( $V_{\rm CC}$  = 2.8V)

# 28.10 Internal Oscillator Speed







ATmega8A [DATASHEET] 8159E-AVR-02/2013



Figure 28-52. Calibrated 8MHz RC Oscillator Frequency vs. Temperature




Figure 28-53. Calibrated 8MHz RC Oscillator Frequency vs.  $V_{\rm CC}$ 








Figure 28-54. Calibrated 8MHz RC Oscillator Frequency vs. Osccal Value




Figure 28-55. Calibrated 4MHz RC Oscillator Frequency vs. Temperature








Figure 28-56. Calibrated 4MHz RC Oscillator Frequency vs.  ${
m V}_{
m CC}$ 




Figure 28-57. Calibrated 4MHz RC Oscillator Frequency vs. Osccal Value








Figure 28-58. Calibrated 2MHz RC Oscillator Frequency vs. Temperature




Figure 28-59. Calibrated 2MHz RC Oscillator Frequency vs.  $V_{\rm CC}$ 








Figure 28-60. Calibrated 2MHz RC Oscillator Frequency vs. Osccal Value





Figure 28-61. Calibrated 1MHz RC Oscillator Frequency vs. Temperature







1.04 1.02 1 1 0.98 0.96 0.94 0.92

4

V<sub>CC</sub> (V)

4.5

5

5.5


Figure 28-62. Calibrated 1MHz RC Oscillator Frequency vs.  $\rm V_{\rm CC}$ 

Figure 28-63. Calibrated 1MHz RC Oscillator Frequency vs. Osccal Value

3.5

2.5

3





ATmega8A [DATASHEET] 8159E-AVR-02/2013



# 28.11 Current Consumption of Peripheral Units

Figure 28-64. Brown-out Detector Current vs.  $V_{\rm CC}$ 




Figure 28-65. ADC Current vs.  $V_{CC}$  (AREF =  $AV_{CC}$ )








Figure 28-66. AREF External Reference Current vs.  $V_{\rm CC}$ 





Figure 28-67. 32kHz TOSC Current vs.  $V_{\rm CC}$  (Watchdog Timer Disabled)



**Atmel** 



Figure 28-68. Watchdog Timer Current vs.  ${\rm V}_{\rm CC}$ 




Figure 28-69. Analog Comparator Current vs.  $\rm V_{\rm CC}$ 










Figure 28-70. Programming Current vs.  $V_{\rm CC}$ 



# 28.12 Current Consumption in Reset and Reset Pulsewidth

 $\textbf{Figure 28-71.} \ \ \text{Reset Supply Current vs. V}_{\text{CC}} \, (0.1 \text{ - } 1.0 \text{MHz}, \, \text{Excluding Current Through The Reset Pull-up})$ 





ATmega8A [DATASHEET]



 $\textbf{Figure 28-72.} \ \ \text{Reset Supply Current vs. V}_{\text{CC}} \ (\text{1 - 16MHz}, \text{ Excluding Current Through The Reset Pull-up})$ 





Figure 28-73. Reset Pulse Width vs.  $V_{\rm CC}$ 







# 29. Typical Characteristics – TA = -40°C to 105°C

The following charts show typical behavior. These figures are not tested during manufacturing. All current consumption measurements are performed with all I/O pins configured as inputs and with internal pull-ups enabled. A sine wave generator with rail-to-rail output is used as clock source.

All Active- and Idle current consumption measurements are done with all bits in the PRR registers set and thus, the corresponding I/O modules are turned off. Also the Analog Comparator is disabled during these measurements. The power consumption in Power-down mode is independent of clock selection.

The current consumption is a function of several factors such as: operating voltage, operating frequency, loading of I/O pins, switching rate of I/O pins, code executed and ambient temperature. The dominating factors are operating voltage and frequency.

The current drawn from capacitive loaded pins may be estimated (for one pin) as  $C_L^*V_{CC}^*f$  where  $C_L$  = load capacitance,  $V_{CC}$  = operating voltage and f = average switching frequency of I/O pin.


The parts are characterized at frequencies higher than test limits. Parts are not guaranteed to function properly at frequencies higher than the ordering code indicates.

The difference between current consumption in Power-down mode with Watchdog Timer enabled and Power-down mode with Watchdog Timer disabled represents the differential current drawn by the Watchdog Timer.

### 29.1 ATmega8A Typical Characteristics

### 29.1.1 Active Supply Current

Figure 29-1. Active Supply Current vs. V<sub>CC</sub> (Internal RC Oscillator, 8 MHz)





ATmega8A [DATASHEET] 8159E-AVR-02/2013



Figure 29-2. Active Supply Current vs.  $V_{\rm CC}$  (Internal RC Oscillator, 4 MHz)




Figure 29-3. Active Supply Current vs.  $V_{\rm CC}$  (Internal RC Oscillator, 2 MHz)








Figure 29-4. Active Supply Current vs.  $V_{\rm CC}$  (Internal RC Oscillator, 1 MHz)





Figure 29-5. Active Supply Current vs.  $V_{\rm CC}$  (32 kHz External Oscillator)







### 29.1.2 Idle Supply Current

Figure 29-6. Idle Supply Current vs.  $V_{\rm CC}$  (Internal RC Oscillator, 8 MHz)




Figure 29-7. Idle Supply Current vs.  $V_{\rm CC}$  (Internal RC Oscillator, 4 MHz)








Figure 29-8. Idle Supply Current vs.  $V_{\rm CC}$  (Internal RC Oscillator, 2 MHz)





Figure 29-9. Idle Supply Current vs.  $V_{\rm CC}$  (Internal RC Oscillator, 1 MHz)








24.5 105 °C 22.5 85 °C 25 °C -40 °C 20.5 18.5 § 16.5 8 14.5 12.5 10.5 8.5 6.5 2.5 2.8 3.7 4.9 5.2 3.1 3.4 4.3 4.6 5.5 Vcc (V)

Figure 29-10. Idle Supply Current vs.  $V_{\rm CC}$  (32 kHz External RC Oscillator)

### 29.1.3 Power-down Supply Current

Figure 29-11. Power-down Supply Current vs.  $V_{\rm CC}$  (Watchdog Timer Disabled)








24 21 105 °C 85 °C 25 °C 40 °C 15 105 °C 105 °C 105 °C 25 °C 40 °C

Figure 29-12. Power-down Supply Current vs.  $V_{\rm CC}$  (Watchdog Timer Enabled)

### 29.1.4 Power-save Supply Current

Figure 29-13. Power-save Supply Current vs.  $V_{\rm CC}$  (Watchdog Timer Disabled)








### 29.1.5 Standby Supply Current

Figure 29-14. Standby Supply Current vs.  $V_{\rm CC}$  (32 kHz External RC Oscillator)



### 29.1.6 Pin Pull-up

Figure 29-15. I/O Pin Pull-up Resistor Current vs. Input Voltage ( $V_{CC} = 5V$ )








Figure 29-16. I/O Pin Pull-up Resistor Current vs. Input Voltage ( $V_{\rm CC}$  = 2.7V)




Figure 29-17. Reset Pull-up Resistor Current vs. Reset Pin Voltage ( $V_{\rm CC}$  = 5V)








Figure 29-18. Reset Pull-up Resistor Current vs. Reset Pin Voltage ( $V_{\rm CC}$  = 2.7V)

### 29.1.7 Pin Driver Strength

Figure 29-19. I/O Pin Output Voltage vs. Source Current ( $V_{CC} = 5V$ )








Figure 29-20. I/O Pin Output Voltage vs. Source Current ( $V_{\rm CC}$  = 3V)




Figure 29-21. I/O Pin Output Voltage vs. Sink Current ( $V_{CC} = 5V$ )









Figure 29-22. I/O Pin Output Voltage vs. Sink Current ( $V_{\rm CC}$  = 3V)



### 29.1.8 Pin Threshold and Hysteresis

Figure 29-23. I/O Pin Input Threshold vs.  $V_{\rm CC}$  ( $V_{\rm IH}$  , I/O Pin Read as '1')








Figure 29-24. I/O Pin Input Threshold vs.  $V_{\rm CC}$  ( $V_{\rm IL}$ , I/O Pin Read as '0')




Figure 29-25. I/O Pin Input Hysteresis vs.  $\rm V_{CC}$ 








Figure 29-26. Reset Pin as I/O - Input Threshold vs.  $V_{\rm CC}$  (V  $_{\rm IH}$  , I/O Pin Read as '1')




Figure 29-27. Reset Pin as I/O - Input Threshold vs.  $V_{\rm CC}$  ( $V_{\rm IL}$ , I/O Pin Read as '0')








Figure 29-28. Reset Pin as I/O - Pin Hysteresis vs.  $\rm V_{\rm CC}$ 




Figure 29-29. Reset Input Threshold vs.  $V_{\rm CC}$  ( $V_{\rm IH}$ , Reset Pin Read as '1')








Figure 29-30. Reset Input Threshold vs.  $V_{CC}$  ( $V_{IL}$ , Reset Pin Read as '0')





Figure 29-31. Reset Pin Input Hysteresis vs.  $V_{\rm CC}$ 







#### 29.1.9 BOD Threshold

Figure 29-32. BOD Threshold vs. Temperature ( $V_{CC} = 4.3V$ )





Figure 29-33. BOD Threshold vs. Temperature ( $V_{\rm CC}$  = 2.7V)





ATmega8A [DATASHEET] 8159E-AVR-02/2013



Figure 29-34. Bandgap Voltage vs. Temperature





Figure 29-35. Bandgap Voltage vs.  $V_{\rm CC}$ 







## 29.1.10 Internal Oscillator Speed

Figure 29-36. Watchdog Oscillator Frequency vs.  $V_{\rm CC}$ 





Figure 29-37. Watchdog Oscillator Frequency vs. Temperature





ATmega8A [DATASHEET] 8159E-AVR-02/2013



Figure 29-38. Calibrated 8 MHz RC Oscillator vs. Temperature




Figure 29-39. Calibrated 8 MHz RC Oscillator vs.  ${\rm V}_{\rm CC}$ 








Figure 29-40. Calibrated 8 MHz RC Oscillator vs. OSCCAL Value




Figure 29-41. Calibrated 4 MHz RC Oscillator vs. Temperature








Figure 29-42. Calibrated 4 MHz RC Oscillator vs.  $\rm V_{\rm CC}$ 




Figure 29-43. Calibrated 4 MHz RC Oscillator vs. OSCCAL Value








Figure 29-44. Calibrated 2 MHz RC Oscillator vs. Temperature




Figure 29-45. Calibrated 2 MHz RC Oscillator vs.  $V_{\rm CC}$ 








Figure 29-46. Calibrated 2 MHz RC Oscillator vs. OSCCAL Value




Figure 29-47. Calibrated 1 MHz RC Oscillator vs. Temperature








Figure 29-48. Calibrated 1 MHz RC Oscillator vs.  $V_{\rm CC}$ 





Figure 29-49. Calibrated 1 MHz RC Oscillator vs. OSCCAL Value







## 29.1.11 Current Consumption of Peripheral Units

Figure 29-50. Brown-out Detector Current vs.  $V_{\rm CC}$ 





Figure 29-51. ADC Current vs.  $V_{\rm CC}$  (AREF =  $AV_{\rm CC}$ )





ATmega8A [DATASHEET] 8159E-AVR-02/2013



Figure 29-52. Watchdog Timer Current vs.  ${\rm V}_{\rm CC}$ 




Figure 29-53. Analog Comparator Current vs.  $V_{\rm CC}$ 










Figure 29-54. Programming Current vs.  $V_{\rm CC}$ 



## 29.1.12 Current Consumption in Reset and Reset Pulsewidth

Figure 29-55. Reset Supply Current vs. Vcc (0.1 - 1.0 MHz, Excluding Current Through the Reset Pull-up)





ATmega8A [DATASHEET] 8159E-AVR-02/2013



Figure 29-56. Reset Supply Current vs. Vcc (1 - 16 MHz, Excluding Current Through the Reset Pull-up)





Figure 29-57. Minimum Reset Pulsewidth vs. Vcc







# 30. Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x3F (0x5F)	SREG	1	T	н	S	V	N	Z	С	8
0x3E (0x5E)	SPH	-	-		-	1.5	SP10	SP9	SP8	10
0x3D (0x5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	10
0x3C (0x5C)	Reserved									
0x3B (0x5B)	GICR	INT1	INTO	-	-	(+)		IVSEL	IVCE	47,65
0x3A (0x5A)	GIFR	INTF1	INTF0	-	-		-	i - i	=	65
0x39 (0x59)	TIMSK	OCIE2	TOE2	TICIE1	OCIE1A	OCIE1B	TOIE1		TOIE0	69, 97, 115
0x38 (0x58)	TIFR	OCF2	TOV2	ICF1	OCF1A	OCF1B	TOV1	2 ]	TOVO	70, 97, 97
0x37 (0x57)	SPMCR	SPMIE	RWWSB	-	RWWSRE	BLBSET	PGWRT	PGERS	SPMEN	205
0x36 (0x56)	TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE	176
0x35 (0x55)	MCUCR	SE	SM2	SM1	SM0	ISC11	ISC10	ISC01	ISC00	35, 64
0x34 (0x54)	MCUCSR			_		WORF	BORF	EXTRF	PORF	42
0x33 (0x53)	TCCR0	9		~	-	-	CS02	CS01	CS00	69
0x32 (0x52)	TCNT0				Timen/Cou	riter0 (8 Bits)				69
0x31 (0x51)	OSCCAL				Oscillator Cal	bration Register				31
0x30 (0x50)	SFIOR	-	-	-	-	ACME	PUD	PSR2	PSR10	55, 72, 115, 180
0x2F (0x4F)	TCCR1A	COM1A1	COM1A8	COM1B1	COM1B0	FOC1A	FOC1B	WGM11	WGM10	92
0x2E (0x4E)	TCCR1B	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10	95
0x2D (0x4D)	TCNT1H			Tim	er/Counter1 - Cor	unter Register Hi	gh byte			96
0x2C (0x4C)	TCNT1L				er/Counter1 - Co					96
0x2B (0x4B)	OCR1AH			Timer/Co	unter1 – Output C	compare Register	r A High byte			96
0x2A (0x4A)	OCR1AL			Timer/Co	unter1 - Output (	Compare Register	r A Low byte			96
0x29 (0x49)	OCR18H			Timer/Co	unter1 - Output C	compare Register	r B High byte			96
0x28 (0x48)	OCR1BL			Timer/Co	unter1 - Output (	Compare Register	r B Low byte			96
0x27 (0x47)	ICR1H			TimerA	Counter1 - Input	Capture Register	High byte			96
0x26 (0x46)	ICR1L			Timer/	Counter1 - Input	Capture Register	Low byte	202		96
0x25 (0x45)	TCCR2	FOC2	WGM20	COM21	COM20	WGM21	CS22	CS21	CS20	112
0x24 (0x44)	TCNT2			2.1 10/10/200	Timer/Cou	nter2 (8 Bits)		S7		113
0x23 (0x43)	OCR2			Tir	mer/Counter2 Out	put Compare Re	gister			114
0x22 (0x42)	ASSR	-		-	-	AS2	TCN2UB	OCR2UB	TCR2UB	114
0x21 (0x41)	WDTCR	- 12	32	27	WDCE	WDE	WDP2	WDP1	WDP0	42
0x20 <sup>(t)</sup> (0x40) <sup>(t)</sup>	UBRRH	URSEL	72		_		UBR	R[11:8]		147
UX2U10 (UX4U)10	UCSRC	URSEL	UMSEL	UPM1	UPM0	USBS	UCSZ1	UCSZ0	UCPOL	145
0x1F (0x3F)	EEARH	-			-	S#6	- 1	-	EEAR8	18
0x1E (0x3E)	EEARL	EEAR7	EEAR6	EEAR5	EEAR4	EEAR3	EEAR2	EEAR1	EEAR0	18
0x1D (0x3D)	EEDR				EEPROM	Data Register				18
0x1C (0x3C)	EECR	(4)	3.0	-	_	EERIE	EEMWE	EEWE	EERE	18
0x1B (0x3B)	Reserved								)	
0x1A (0x3A)	Reserved									4
0x19 (0x39)	Reserved			-						
0x18 (0x38)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	62
0x17 (0x37)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	62
0x16 (0x36)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	63
0x15 (0x35)	PORTC	-	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	63
0x14 (0x34)	DDRC	- 1	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	63
0x13 (0x33)	PINC	-	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	63
0x12 (0x32)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	63
0x11 (0x31)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	63
	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	63
0x10 (0x30)		I		-	SPIDa	ta Register				124
0x10 (0x30) 0x0F (0x2F)	SPDR					-		- 4	SPI2X	124
0x10 (0x30) 0x0F (0x2F) 0x0E (0x2E)	SPSR	SPIF	WCOL		-				onne	123
0x10 (0x30) 0x0F (0x2F) 0x0E (0x2E) 0x0D (0x2D)	SPSR SPCR	SPIF SPIE	WCOL SPE	DORD	MSTR	CPOL	CPHA	SPR1	SPR0	
0x10 (0x30) 0x0F (0x2F) 0x0E (0x2E) 0x0D (0x2D) 0x0C (0x2C)	SPSR SPCR UDR	SPIE	SPE		USART I/O	Data Register				143
0x10 (0x30) 0x0F (0x2F) 0x0E (0x2E) 0x0D (0x2D) 0x0C (0x2C) 0x0B (0x2B)	SPSR SPCR UDR UCSRA	SPIE RXC	SPE TXC	UDRE	USART I/O FE	Data Register DOR	PE	U2X	MPCM	143 144
0x10 (0x30) 0x0F (0x2F) 0x0E (0x2E) 0x0D (0x2D) 0x0C (0x2C)	SPSR SPCR UDR UCSRA UCSRA	SPIE	SPE		USART I/O	Data Register				143 144 145
0x10 (0x30) 0x0F (0x2F) 0x0E (0x2E) 0x0D (0x2D) 0x0C (0x2C) 0x0B (0x2B) 0x0A (0x2A) 0x09 (0x29)	SPSR SPCR UDR UCSRA UCSRB UBRRL	RXC RXCIE	SPE TXC TXCIE	UDRE UDRIE	USART I/O FE RXEN USART Baud Ra	Data Register DOR TXEN te Register Low t	PE UCSZ2 byte	U2X RXB8	MPCM TXB8	143 144 145 147
0x10 (0x30) 0x0F (0x2F) 0x0E (0x2E) 0x0D (0x2D) 0x0C (0x2C) 0x0B (0x2B) 0x0A (0x2A) 0x09 (0x2B) 0x08 (0x2B)	SPSR SPCR UDR UCSRA UCSRA UCSRB UBRRL ACSR	RXC RXCIE	SPE TXC TXCIE ACBG	UDRE UDRIE ACO	USART I/O FE RXEN USART Baud Ra ACI	Data Register DOR TXEN te Register Low b ACIE	PE UCSZ2 byte ACIC	U2X RXB8	MPCM TXB8	143 144 145 147 180
0x10 (0x30) 0x0F (0x2F) 0x0E (0x2E) 0x0D (0x2D) 0x0C (0x2C) 0x0B (0x2B) 0x0A (0x2A) 0x09 (0x29)	SPSR SPCR UDR UCSRA UCSRB UBRRL ACSR ADMUX	RXC RXCIE ACD REFS1	TXC TXCIE  ACBG REFS0	UDRE UDRIE ACO ADLAR	USART I/O FE RXEN USART Baud Ra	Data Register DOR TXEN te Register Low t	PE UCSZ2 byte ACIC MUX2	U2X RXB8 AGIS1 MUX1	MPCM TXB8 ACIS0 MUX0	143 144 145 147 180 190
0x10 (0x30) 0x0F (0x2F) 0x0E (0x2E) 0x0D (0x2D) 0x0C (0x2C) 0x0B (0x2B) 0x0A (0x2A) 0x09 (0x28) 0x08 (0x28)	SPSR SPCR UDR UCSRA UCSRA UCSRB UBRRL ACSR	RXC RXCIE	SPE TXC TXCIE ACBG	UDRE UDRIE ACO	USART I/O FE RXEN USART Baud Ra ACI - ADIF	Date Register DOR TXEN te Register Low to ACIE MUX3 ADIE	PE UCSZ2 byte ACIC	U2X RXB8	MPCM TXB8	143 144 145 147 180
0x10 (0x30) 0x0F (0x2F) 0x0E (0x2E) 0x0D (0x2D) 0x0C (0x2C) 0x0B (0x2C) 0x0A (0x2A) 0x0A (0x2A) 0x08 (0x28) 0x0A (0x2A) 0x0B (0x2B)	SPSR SPCR UDR UCSRA UCSRB UBRRL ACSR ADMUX	RXC RXCIE ACD REFS1	TXC TXCIE  ACBG REFS0	UDRE UDRIE ACO ADLAR	USART I/O FE RXEN USART Baud Ra ACI - ADIF	Data Register DOR TXEN te Register Low t ACIE MUX3	PE UCSZ2 byte ACIC MUX2	U2X RXB8 AGIS1 MUX1	MPCM TXB8 ACIS0 MUX0	143 144 145 147 180 190
0x10 (0x30) 0x0F (0x2F) 0x0E (0x2E) 0x0D (0x2D) 0x0C (0x2C) 0x0B (0x2B) 0x0A (0x2A) 0x09 (0x2B) 0x08 (0x2B) 0x07 (0x2T) 0x06 (0x26)	SPSR SPCR UDR UCSRA UCSRB UBRRL ACSR ADMUX ADCSRA	RXC RXCIE ACD REFS1	TXC TXCIE  ACBG REFS0	UDRE UDRIE ACO ADLAR	USART I/O FE RXEN USART Baud Ra ACI - ADIF ADC Data Re	Date Register DOR TXEN te Register Low to ACIE MUX3 ADIE	PE UCSZ2 byte ACIC MUX2	U2X RXB8 AGIS1 MUX1	MPCM TXB8 ACIS0 MUX0	143 144 145 147 180 190
0x10 (0x30) 0x0F (0x2F) 0x0E (0x2E) 0x0D (0x2D) 0x0C (0x2C) 0x0B (0x2B) 0x0A (0x2A) 0x08 (0x2B) 0x08 (0x2B) 0x08 (0x2B) 0x08 (0x2B) 0x07 (0x2T) 0x06 (0x2E) 0x05 (0x2E)	SPSR SPCR UDR UCSRA UCSRB UBRRL ACSR ADMUX ADCSRA ADCH	RXC RXCIE ACD REFS1	TXC TXCIE  ACBG REFS0	UDRE UDRIE  ACO ADLAR ADER	USART I/O FE RXEN USART Baud Ra ACI - ADIF ADC Data Re	Data Register DOR TXEN te Register Low b ACIE MUX3 ADIE gister High byte	PE UCSZ2 byte ACIC MUX2 ADPS2	U2X RXB8 AGIS1 MUX1	MPCM TXB8 ACIS0 MUX0	143 144 145 147 180 190 191 193
0x10 (0x30) 0x0F (0x2F) 0x0E (0x2E) 0x0D (0x2D) 0x0D (0x2D) 0x0D (0x2D) 0x0D (0x2D) 0x0A (0x2A) 0x0A (0x2A) 0x0B (0x2B) 0x0F (0x2B) 0x0F (0x2B) 0x0F (0x2B) 0x0F (0x2B) 0x0F (0x2B) 0x0F (0x2B)	SPSR SPCR UDR UCSRA UCSRB UBRRL ACSR ADMUX ADCSRA ADCH ADCL	RXC RXCIE ACD REFS1	TXC TXCIE  ACBG REFS0	UDRE UDRIE  ACO ADLAR ADER	USART I/O FE RXEN USART Baud Ra ACI - ADIF ADC Data Re ADC Data Re	Data Register DOR TXEN te Register Low b ACIE MUX3 ADIE gister High byte	PE UCSZ2 byte ACIC MUX2 ADPS2	U2X RXB8 AGIS1 MUX1	MPCM TXB8 ACIS0 MUX0	143 144 145 147 180 190 191 193 193
0x10 (0x30) 0x0F (0x2F) 0x0E (0x2E) 0x0E (0x2E) 0x0D (0x2D) 0x0C (0x2C) 0x0B (0x2B) 0x0A (0x2A) 0x09 (0x29) 0x08 (0x2B) 0x07 (0x27) 0x06 (0x26) 0x05 (0x26) 0x05 (0x26) 0x05 (0x26) 0x05 (0x25) 0x04 (0x24) 0x03 (0x23)	SPSR SPCR UDR UCSRA UCSRB UBRRL ACSR ADMUX ADCSRA ADCH ADCL TWDR	RXC RXCIE ACD REFS1 ADEN	SPE TXC TXCIE  ACBG REFS0 ADSC	UDRE UDRIE  ACO ADLAR ADFR	USART I/O FE RXEN USART Baud Ra ACI - ADIF ADC Data Re ADC Data Re Wo-wire Serial Interpretation	Data Register DOR TXEN te Register Low to ACIE MUX3 ADIE gister High byte terface Data Reg	PE UCSZ2 byte ACIC MUX2 ADPS2	U2X RXB8 ACIS1 MUX1 ADPS1	MPCM TXB8 ACIS0 MUX0 ADPS0	143 144 145 147 180 190 191 193 193 178



ATmega8A [DATASHEET] 8159E-AVR-02/2013

## **TESIS PUCP**



- Note: 1. Refer to the USART description for details on how to access UBRRH and UCSRC.
  - 2. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
  - 3. Some of the Status Flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O Register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers 0x00 to 0x1F only.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



# 31. Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AND L	OGIC INSTRUCTION	S			
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	RdI,K	Add Immediate to Word	Rdh:Rdl ← Rdh:Rdl + K	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	Rd ← Rd - Rr	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	Rd ← Rd - K	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	Rd ← Rd - Rr - C	Z,C,N,V,H	- 1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	Rd ← Rd - K - C	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	Rd ← Rd • Rr	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	Rd ← Rd • K	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	Rd ← Rd v Rr	Z,N,V	-1
ORI	Rd, K	Logical OR Register and Constant	Rd←RdvK	Z.N.V	1.
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	Rd ← 0xFF - Rd	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd ← 0x00 - Rd	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	Rd←RdvK	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	Rd ← Rd • (0xFF - K)	Z,N,V	- 1
INC	Rd	increment	Rd ← Rd + 1	Z,N,V	-1
DEC	Rd	Decrement	Rd ← Rd – 1	Z,N,V	1
TST	Rd	Test for Zero or Minus	Rd ← Rd • Rd	Z.N.V	1
CLR	Rd	Clear Register	Rd ← Rd⊕ Rd	Z,N,V	1
SER	Rd	Set Register	Rd ← 0xFF	None	1
MUL	Rd, Rr	Multiply Unsigned	R1:R0 ← Rd x Rr	Z.C	2
MULS	Rd, Rr	Multiply Signed	R1R0 ← Rd x Rr	Z.C	2
MULSU	Rd, Rr	Multiply Signed with Unsigned	R1:R0 ← Rd x Rr	Z,C	2
FMUL	Rd, Rr	Fractional Multiply Unsigned	R1:R0 ← (Rd x Rr) << 1	Z,C	2
FMULS	Rd, Rr	Fractional Multiply Signed	R1:R0 ← (Rd x Rr) << 1	Z.C	2
FMULSU	Rd Rr	Fractional Multiply Signed with Unsigned	R1:R0 ← (Rd x Rr) << 1	ZC	2
BRANCH INSTRUCT		riacional multiply Signed with Onsigned	R (ROW [ROX RI)	2,0	- 4
RJMP	k	Relative Jump	PC←PC+k+1	None	2
IJMP	К		PC←Z		
	k	Indirect Jump to (Z)	PC←2 PC←PC+k+1	None	2
RCALL ICALL	К	Relative Subroutine Call Indirect Call to (Z)	PC ← PC + K + 1	None None	3
(41,400		The state of the s	CONTRACTOR		4
RET		Subroutine Return	PC ← STACK	None	
RETI		Interrupt Return	PC ← STACK	1	4
CPSE	Rd,Rr	Compare, Skip if Equal	if $(Rd = Rr)PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
CP	Rd,Rr	Compare	Rd - Rr	Z, N,V,C,H	1
CPC	Rd,Rr	Compare with Carry	Rd - Rr - C	Z, N,V,C,H	1
CPI	Rd,K	Compare Register with Immediate	Rd – K	Z, N,V,C,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	if (Rr(b)=1) PC ← PC + 2 or 3	None	1/2/3
SBIC	P,b	Skip if Bit in I/O Register Cleared	if (P(b)=0) PC ← PC + 2 or 3	None	1/2/3
SBIS	P,b	Skip if Bit in I/O Register is Set	if (P(b)=1) PC ← PC + 2 or 3	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then PC←PC+k+1	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	if (SREG(s) = 0) then PC←PC+k + 1	None	1/2
BREQ	k	Branch if Equal	if (Z = 1) then PC ← PC + k + 1	None.	1/2
BRNE	k	Branch if Not Equal	if $(Z = 0)$ then PC $\leftarrow$ PC + k + 1	None	1/2
BRCS	k	Branch if Carry Set	if (C = 1) then PC $\leftarrow$ PC + k + 1	None	1/2
BRCC	k	Branch if Carry Cleared	if $(C = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRSH	k	Branch if Same or Higher	if (C = 0) then PC ← PC + k + 1	None	1/2
BRLO	k	Branch if Lower	if (C = 1) then PC ← PC + k + 1	None	1/2
BRMI	k	Branch if Minus	if (N = 1) then PC ← PC + k + 1	None	1/2
BRPL	k	Branch if Plus	if (N = 0) then PC ← PC + k + 1	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if $(N \oplus V = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BRLT	k	Branch if Less Than Zero, Signed	if (N ⊕ V= 1) then PC ← PC + k + 1	None	1/2
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC ← PC + k + 1	None	1/2
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC ← PC + k + 1	None	1/2
BRTS	k	Branch if T Flag Set	if (T = 1) then PC ← PC + k + 1	None	1/2
BRTC	k	Branch if T Flag Cleared	if (T = 0) then PC ← PC + k + 1	None	1/2
BRVS	k	Branch if Overflow Flag is Set	if (V = 1) then PC ← PC + k + 1	None	1/2
BRVC	k	Branch if Overflow Flag is Cleared	if (V = 0) then PC ← PC + k + 1	None	1/2
Mnemonics	Operands	Description	Operation	Flags	#Clocks
240,000,000,000,000	TIL MERCANDON VICE	10.7007(000)			- HOLOCKS
BRIE	k	Branch if Interrupt Enabled	if ( I = 1) then PC ← PC + k + 1	None	1/2
BRID	k	Branch if Interrupt Disabled	if ( $I = 0$ ) then PC $\leftarrow$ PC + k + 1	None	



ATmega8A [DATASHEET] 8159E-AVR-02/2013



# 31. Instruction Set Summary (Continued)

DATA TRANSFER	INSTRUCTIONS	20	di .	100	
MOV	Rd, Rr	Move Between Registers	Rd ← Rr	None	1
MOVW	Rd, Rr	Copy Register Word	Rd+1:Rd ← Rr+1:Rr	None	1
LDI	Rd, K	Load Immediate	Rd ← K	None	1
LD	Rd, X	Load Indirect	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, - X	Load Indirect and Pre-Dec.	$X \leftarrow X - 1$ , $Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd,-Y	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1, Rd \leftarrow (Y)$	None	2
LDD	Rd,Y+q	Load Indirect with Displacement	$Rd \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	Rd ← (Z)	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	Rd ← (Z), Z ← Z+1	None	2
LD	RdZ	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1$ , $Rd \leftarrow (Z)$	None	2
		- Carried Control Cont			
LDD	Rd. Z+q	Load Indirect with Displacement	Rd ← (Z + q)	None	2
LDS	Rd, k	Load Direct from SRAM	$Rd \leftarrow (k)$	None	2
ST	X, Rr	Store Indirect	(X)← Rr	None	2
ST	X+, Rr	Store Indirect and Post-Inc.	(X)← Rr, X ← X + 1	None	2
ST	+ X, Rr	Store Indirect and Pre-Dec.	$X \leftarrow X - 1$ , $(X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect	(Y)←Rr	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	(Y) ← Rr, Y ← Y + 1	None	2
ST	- Y, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1$ , $(Y) \leftarrow Rr$	None	2
STD	Y+q,Rr	Store Indirect with Displacement	(Y + q) ← Rr	None	2
ST	Z, Rr	Store indirect	$(Z) \leftarrow Rr$	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	(Z) ← Rr, Z ← Z + 1	None	2
ST	-Z, Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1$ , $(Z) \leftarrow Rr$	None	2
STD	Z+q,Rr	Store Indirect with Displacement	(Z + q) ← Rr	None	2
STS	k, Rr	Store Direct to SRAM	(k) ← Rr	None	2
LPM	7% 150	Load Program Memory	R0 ← (Z)	None	3
LPM	Rd, Z	Load Program Memory	Rd ← (Z)	None	3
LPM				None	3
	Rd, Z+	Load Program Memory and Post-Inc	Rd ← (Z), Z ← Z+1		3
SPM		Store Program Memory	(Z) ← R1:R0	None	-
IN	Rd, P	In Port	Rd ← P	None	1
OUT	P, Rr	Out Port	P ← Rr	None	1
PUSH	Rr	Push Register on Stack	STACK ← Rr	None	2
POP	Rd	Pop Register from Stack	Rd ← STACK	None	2
BIT AND BIT-TEST					
SBI	P,b	Set Bit in I/O Register	V0(P,b) ← 1	None	2
CBI	P,b	Clear Bit in I/O Register	VO(P,b) ← 0	None	2
LSL	Rd	Logical Shift Left	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$	Z,C,N,V	1
LSR	Rd	Logical Shift Right	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$	Z,C,N,V	11
ROL	Rd	Rotate Left Through Carry	$Rd(0)\leftarrow C_*Rd(n+1)\leftarrow Rd(n)_*C\leftarrow Rd(7)$	Z.C.N.V	1
ROR	Rd	Rotate Right Through Carry	$Rd(7)\leftarrow C_{r}Rd(n)\leftarrow Rd(n+1)_{r}C\leftarrow Rd(0)$	Z,C,N,V	1
ASR	Rd	Anthmetic Shift Right	Rd(n) ← Rd(n+1), n=0:6	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	Rd(3:0)=Rd(7:4)Rd(7:4)=Rd(3:0)	None	1
BSET	s	Flag Set	SREG(s) ← 1	SREG(s)	1
BCLR	s		SREG(s)←0	SREG(s)	1
BST	Rr, b	Flag Clear  Bit Store from Populator to T		T SKEG(S)	1
		Bit Store from Register to T	T ← Rr(b)		
BLD	Rd, b	Bit load from T to Register	Rd(b) ← T	None	1
SEC	_	Set Carry	C←1	C	1
CLC	_	Clear Carry	C ← 0	C	-1
SEN	_	Set Negative Flag	N ← 1	N	1
CLN	_	Clear Negative Flag	N ← 0	N	1
SEZ		Set Zero Flag	Z ← 1	Z	1
CLZ		Clear Zero Flag	Z ← 0	Z	- 1
SEI	1	Global Interrupt Enable	l∈1	T	1.
CLI		Global Interrupt Disable	1←0	T.	1
SES		Set Signed Test Flag	S←1	S	1
CLS	1	Clear Signed Test Flag	S ← 0	s	1
SEV	1	Set Twos Complement Overflow	V ← 1	V	1
CLV		Clear Twos Complement Overflow	V ← 0	V	1
SET		Set T in SREG	T←1	T	1
	Operands	Description	Operation	Flags	#Clock
Mnemonics	4,000,000,000,000,000	Chart Coppe	T←0	7	-4-
TANGEN TANGE (					
CLT		Clear T in SREG		- i	-
TANGET AND A SECOND		Set Half Carry Flag in SREG  Clear Half Carry Flag in SREG	1 ← 0 H ← 1 H ← 0	H	1



ATmega8A [DATASHEET] 8159E-AVR-02/2013



# 31. Instruction Set Summary (Continued)

NOP	No Operation		None	1
SLEEP	Sleep	(see specific descr. for Sleep function)	None	1
WDR	Watchdog Reset	(see specific descr. for WDR/timer)	None	1



ATmega8A [DATASHEET] 8159E-AVR-02/2013



# 32. Ordering Information

Speed (MHz)	Power Supply (V)	Ordering Code <sup>(2)</sup>	Package <sup>(1)</sup>	Operation Range
40	07.55	ATmega8A-AU ATmega8A-AUR <sup>(3)</sup> ATmega8A-PU ATmega8A-MU ATmega8A-MUR <sup>(3)</sup>	32A 32A 28P3 32M1-A 32M1-A	Industrial (-40°C to 85°C)
16	2.7 - 5.5	ATmega8A-AN ATmega8A-ANR <sup>(3)</sup> ATmega8A-PN ATmega8A-MN ATmega8A-MNR <sup>(3)</sup>	32A 32A 28P3 32M1-A 32M1-A	Extended (-40°C to 105°C) <sup>(4)</sup>

Notes: 1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

- Pb-free packaging alternative, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
- 3. Tape & Reel
- 4. See characterization specifications at 105°C

	Package Type
32A	32-lead, Thin (1.0mm) Plastic Quad Flat Package (TQFP)
28P3	28-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)
32M1-A	32-pad, 5 x 5 x 1.0 body, Lead Pitch 0.50 mm Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)




ATmega8A [DATASHEET] 8159E-AVR-02/2013



# 33. Packaging Information

## 33.1 32A




Atmel

ATmega8A [DATASHEET] 8159E-AVR-02/2013



### 33.2 28P3




Atmel

ATmega8A [DATASHEET] 8159E-AVR-02/2013



## 32M1-A



# 34. Errata



ATmega8A [DATASHEET] 8159E-AVR-02/2013



The revision letter in this section refers to the revision of the ATmega8A device.

#### 34.1 ATmega8A, rev. L

- . First Analog Comparator conversion may be delayed
- · Interrupts may be lost when writing the timer registers in the asynchronous timer
- . Signature may be Erased in Serial Programming Mode
- CKOPT Does not Enable Internal Capacitors on XTALn/TOSCn Pins when 32kHz Oscillator is Used to Clock the Asynchronous Timer/Counter2
- . Reading EEPROM by using ST or STS to set EERE bit triggers unexpected interrupt request

### 1. First Analog Comparator conversion may be delayed

If the device is powered by a slow rising  $V_{CC}$ , the first Analog Comparator conversion will take longer than expected on some devices.

#### Problem Fix / Workaround

When the device has been powered or reset, disable then enable theAnalog Comparator before the first conversion.

## 2. Interrupts may be lost when writing the timer registers in the asynchronous timer

The interrupt will be lost if a timer register that is synchronous timer clock is written when the asynchronous Timer/Counter register (TCNTx) is 0x00.

#### Problem Fix / Workaround

Always check that the asynchronous Timer/Counter register neither have the value 0xFF nor 0x00 before writing to the asynchronous Timer Control Register (TCCRx), asynchronous Timer Counter Register (TCNTx), or asynchronous Output Compare Register (OCRx).

### 3. Signature may be Erased in Serial Programming Mode

If the signature bytes are read before a chiperase command is completed, the signature may be erased causing the device ID and calibration bytes to disappear. This is critical, especially, if the part is running on internal RC oscillator.

#### Problem Fix / Workaround:

Ensure that the chiperase command has exceeded before applying the next command.

### CKOPT Does not Enable Internal Capacitors on XTALn/TOSCn Pins when 32kHz Oscillator is Used to Clock the Asynchronous Timer/Counter2

When the internal RC Oscillator is used as the main clock source, it is possible to run the Timer/Counter2 asynchronously by connecting a 32kHz Oscillator between XTAL1/TOSC1 and XTAL2/TOSC2. But when the internal RC Oscillator is selected as the main clock source, the CKOPT Fuse does not control the internal capacitors on XTAL1/TOSC1 and XTAL2/TOSC2. As long as there are no capacitors connected to XTAL1/TOSC1 and XTAL2/TOSC2, safe operation of the Oscillator is not guaranteed.

#### Problem Fix / Workaround

Use external capacitors in the range of 20 - 36 pF on XTAL1/TOSC1 and XTAL2/TOSC2. This will be fixed in ATmega8A Rev. G where the CKOPT Fuse will control internal capacitors also when internal RC Oscillator is selected as main clock source. For ATmega8A Rev. G, CKOPT = 0 (programmed) will enable the internal capacitors on XTAL1 and XTAL2. Customers who want compatibility between Rev. G and older revisions, must ensure that CKOPT is unprogrammed (CKOPT = 1).



ATmega8A [DATASHEET]



5. Reading EEPROM by using ST or STS to set EERE bit triggers unexpected interrupt request.

Reading EEPROM by using the ST or STS command to set the EERE bit in the EECR register triggers an unexpected EEPROM interrupt request.

Problem Fix / Workaround

Always use OUT or SBI to set EERE in EECR.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



## 35. Datasheet Revision History

Please note that the referring page numbers in this section are referred to this document. The referring revision in this section refers to the document revision.

### 35.1 Rev.8159E - 02/2013

- 1. Applied the Atmel new page layout for datasheets including new logo and last page.
- 2. Removed the reference to the debuggers and In-Circuit Emulators.
- 3. Added "Capacitive touch sensing" on page 6.
- Added "Electrical Characteristics TA = -40°C to 105°C" on page 233.
- Added "Typical Characteristics TA = -40°C to 105°C" on page 272.

#### 35.2 Rev.8159D - 02/11

- 1. Updated the datasheet according to the Atmel new Brand Style Guide.
- 2. Updated "Performing Page Erase by SPM" on page 200 by adding an extra note.
- 3. Updated "Ordering Information" on page 306 to include Tape & Reel.

## 35.3 Rev.8159C - 07/09

Updated "Errata" on page 309.

### 35.4 Rev.8159B - 05/09

- 1. Updated "System and Reset Characteristics" on page 228 with new BODLEVEL values
- Updated "ADC Characteristics" on page 232 with new V<sub>INT</sub> values.
- Updated "Typical Characteristics TA = -40°C to 85°C" view.
- 4. Updated "Errata" on page 309. ATmega8A, rev L.
- 5. Created a new Table Of Contents.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



#### 35.5 Rev.8159A - 08/08

- 1. Initial revision (Based on the ATmega8/L datasheet 2486T-AVR-05/08)
- 2. Changes done compared to ATmega8/L datasheet 2486T-AVR-05/08:
  - All Electrical Characteristics are moved to "Electrical Characteristics TA = -40°C to 85°C" on page 225.
  - Updated "DC Characteristics" on page 225 with new  $\rm V_{OL}\,Max$  (0.9V and 0.6V) and typical value for  $\rm I_{CC}$
  - Added "Speed Grades" on page 227.
  - Added a new sub section "System and Reset Characteristics" on page 228.
  - Updated "System and Reset Characteristics" on page 228 with new  $V_{BOT}$  BODLEVEL = 0 (3.6V, 4.0V and 4.2V).
  - Register descriptions are moved to sub section at the end of each chapter.
  - New graphics in "Typical Characteristics TA = -40°C to 85°C" on page
  - New "Ordering Information" on page 306.



ATmega8A [DATASHEET] 8159E-AVR-02/2013



## **Table of Contents**

	Featu	res	1
1	Pin Co	onfigurations	2
2	Overv	iew	3
	2.1	Block Diagram	3
	2.2	Pin Descriptions	4
3	Resou	ırces	6
4	Data F	Retention	6
5	About	t Code Examples	6
6	Capac	citive touch sensing	6
7	AVR C	CPU Core	7
	7.1	Overview	7
	7.2	Arithmetic Logic Unit – ALU	8
	7.3	Status Register	8
	7.4	General Purpose Register File	9
	7.5	Stack Pointer	10
	7.6	Instruction Execution Timing	11
	7.7	Reset and Interrupt Handling	12
8	AVR I	Memories	15
	8.1	Overview	15
	8.2	In-System Reprogrammable Flash Program Memory	15
	8.3	SRAM Data Memory	16
	8.4	EEPROM Data Memory	17
	8.5	I/O Memory	17
	8.6	Register Description	18
9	Syste	m Clock and Clock Options	24
	9.1	Clock Systems and their Distribution	24
	9.2	Clock Sources	25
	9.3	Crystal Oscillator	25
	9.4	Low-frequency Crystal Oscillator	27
	9.5	External RC Oscillator	27
	9.6	Calibrated Internal RC Oscillator	29
	9.7	External Clock	30



Enter Title of Manual [DATASHEET]

8159E-AVR-02/2013

i



	9.8	Timer/Counter Oscillator	30
	9.9	Register Description	31
10	Power	Management and Sleep Modes	32
	10.1	Sleep Modes	32
	10.2	Idle Mode	32
	10.3	ADC Noise Reduction Mode	33
	10.4	Power-down Mode	33
	10.5	Power-save Mode	33
	10.6	Standby Mode	34
	10.7	Minimizing Power Consumption	34
	10.8	Register Description	35
11	Systen	n Control and Reset	36
	11.1	Resetting the AVR	36
	11.2	Reset Sources	36
	11.3	Internal Voltage Reference	39
	11.4	Watchdog Timer	40
	11.5	Timed Sequences for Changing the Configuration of the Watchdog Timer	40
	11.6	Register Description	42
12		Pagister Descriptionpts	
12			44
12	Interru	pts	<b> 44</b> 44
12 13	12.1 12.2	pts	44 44
7.E	12.1 12.2	Interrupt Vectors in ATmega8A	44 44 47
7.E	12.1 12.2 1/O Por	pts	44 47 49
7.E	12.1 12.2 1/O Por	pts Interrupt Vectors in ATmega8A Register Description ts Overview	44 47 49 49
7.E	12.1 12.2 1/O Por 13.1 13.2	Interrupt Vectors in ATmega8A Register Description  ts  Overview Ports as General Digital I/O	4447495054
7.E	12.1 12.2 I/O Por 13.1 13.2 13.3 13.4	Interrupt Vectors in ATmega8A Register Description  ts  Overview Ports as General Digital I/O Alternate Port Functions	444749505454
13	12.1 12.2 I/O Por 13.1 13.2 13.3 13.4	Interrupt Vectors in ATmega8A Register Description  ts  Overview Ports as General Digital I/O Alternate Port Functions Register Description	444749505462
13	12.1 12.2 I/O Por 13.1 13.2 13.3 13.4 Externa	Interrupt Vectors in ATmega8A Register Description  ts  Overview Ports as General Digital I/O Alternate Port Functions Register Description	44 47 49 50 54 62
13	12.1 12.2 I/O Por 13.1 13.2 13.3 13.4 Externa	Interrupt Vectors in ATmega8A Register Description  ts  Overview Ports as General Digital I/O Alternate Port Functions Register Description  al Interrupts Register Description	44474950626464
13	12.1 12.2 I/O Por 13.1 13.2 13.3 13.4 Externa 14.1 8-bit Ti	Interrupt Vectors in ATmega8A Register Description  ts  Overview Ports as General Digital I/O Alternate Port Functions Register Description  al Interrupts Register Description	44 47 49 50 62 64 66
13	12.1 12.2 I/O Por 13.1 13.2 13.3 13.4 Externa 14.1 8-bit Ti	Interrupt Vectors in ATmega8A Register Description  Its Overview Ports as General Digital I/O Alternate Port Functions Register Description  Interrupts Register Description  Imer/Counter0 Features	44 47 49 50 54 62 64 66
13	12.1 12.2 I/O Por 13.1 13.2 13.3 13.4 Externa 14.1 8-bit Ti 15.1 15.2	Interrupt Vectors in ATmega8A Register Description  Its Overview Ports as General Digital I/O Alternate Port Functions Register Description  Interrupts Register Description  Imer/Counter0 Features Overview	44 47 49 50 54 62 64 66 66 66
13	12.1 12.2 I/O Por 13.1 13.2 13.3 13.4 Externa 14.1 8-bit Ti 15.1 15.2 15.3	Interrupt Vectors in ATmega8A Register Description  ts  Overview Ports as General Digital I/O Alternate Port Functions Register Description  al Interrupts Register Description  imer/Counter0 Features Overview Timer/Counter Clock Sources	44 47 49 50 54 62 64 66 66 66



Enter Title of Manual [DATASHEET] 8159E-AVR-02/2013

ii



	15.7	Register Description69
16	Timer/0	Counter0 and Timer/Counter1 Prescalers71
	16.1	Overview71
	16.2	Internal Clock Source71
	16.3	Prescaler Reset71
	16.4	External Clock Source71
	16.5	Register Description72
17	16-bit 7	Fimer/Counter173
	17.1	Features
	17.2	Overview
	17.3	Accessing 16-bit Registers75
	17.4	Timer/Counter Clock Sources78
	17.5	Counter Unit78
	17.6	Input Capture Unit79
	17.7	Output Compare Units81
	17.8	Compare Match Output Unit83
	17.9	Modes of Operation84
	17.10	Timer/Counter Timing Diagrams91
	17.11	Register Description92
18	8-bit Ti	mer/Counter2 with PWM and Asynchronous Operation99
	18.1	Features99
	18.2	Overview99
	18.3	Timer/Counter Clock Sources
	18.4	Counter Unit
	18.5	Output Compare Unit
	18.6	Compare Match Output Unit
	18.7	Modes of Operation104
	18.8	Timer/Counter Timing Diagrams108
	18.9	Asynchronous Operation of the Timer/Counter109
	18.10	Timer/Counter Prescaler111
	18.11	Register Description112
19	Serial I	Peripheral Interface – SPI116
	19.1	Features
	19.2	Overview
	19.3	SS Pin Functionality 121



Enter Title of Manual [DATASHEET] 8159E-AVR-02/2013



	19.4	Data Modes	121
	19.5	Register Description	123
20	USART		125
	20.1	Features	125
	20.2	Overview	125
	20.3	Clock Generation	127
	20.4	Frame Formats	129
	20.5	USART Initialization	130
	20.6	Data Transmission - The USART Transmitter	131
	20.7	Asynchronous Data Reception	138
	20.8	Multi-processor Communication Mode	141
	20.9	Accessing UBRRH/UCSRC Registers	142
	20.10	Register Description	143
	20.11	Examples of Baud Rate Setting	147
21	Two-wi	re Serial Interface	152
	21.1	Features	152
	21.2	Overview	152
	21.3	Two-wire Serial Interface Bus Definition	154
	21.4	Data Transfer and Frame Format	155
	21.5	Multi-master Bus Systems, Arbitration and Synchronization	157
	21.6	Using the TWI	159
	21.7	Multi-master Systems and Arbitration	174
	21.8	Register Description	176
22	Analog	Comparator	179
	22.1	Overview	179
	22.2	Analog Comparator Multiplexed Input	179
	22.3	Register Description	180
23	Analog	-to-Digital Converter	182
	23.1	Features	182
	23.2	Overview	182
	23.3	Starting a Conversion	184
	23.4	Prescaling and Conversion Timing	184
	23.5	Changing Channel or Reference Selection	186
	23.6	ADC Noise Canceler	187
	23.7	ADC Conversion Result	190



Enter Title of Manual [DATASHEET]

8159E-AVR-02/2013



	23.8	Register Description	190
24	Boot L	oader Support - Read-While-Write Self-Programming	194
	24.1	Features	194
	24.2	Overview	194
	24.3	Application and Boot Loader Flash Sections	194
	24.4	Read-While-Write and No Read-While-Write Flash Sections	194
	24.5	Boot Loader Lock Bits	197
	24.6	Entering the Boot Loader Program	198
	24.7	Addressing the Flash During Self-Programming	198
	24.8	Self-Programming the Flash	199
	24.9	Register Description	205
25	Memor	y Programming	207
	25.1	Program And Data Memory Lock Bits	207
	25.2	Fuse Bits	208
	25.3	Signature Bytes	209
	25.4	Calibration Byte	209
	25.5	Page Size	210
	25.6	Parallel Programming Parameters, Pin Mapping, and Commands	210
	25.7	Parallel Programming	212
	25.8	Serial Downloading	220
	25.9	Serial Programming Pin Mapping	220
26	Electric	cal Characteristics – TA = -40°C to 85°C	225
	26.1	Absolute Maximum Ratings*	225
	26.2	DC Characteristics	225
	26.3	Speed Grades	227
	26.4	Clock Characteristics	227
	26.5	System and Reset Characteristics	228
	26.6	Two-wire Serial Interface Characteristics	229
	26.7	SPI Timing Characteristics	230
	26.8	ADC Characteristics	232
27	Electric	cal Characteristics – TA = -40°C to 105°C	233
	27.1	DC Characteristics	233
28	Typica	I Characteristics – TA = -40°C to 85°C	235
	28.1	Active Supply Current	235
	28.2	Idle Supply Current	239



Enter Title of Manual [DATASHEET] 8159E-AVR-02/2013



	28.3	Power-down Supply Current	242
	28.4	Power-save Supply Current	243
	28.5	Standby Supply Current	244
	28.6	Pin Pull-up	247
	28.7	Pin Driver Strength	249
	28.8	Pin Thresholds and Hysteresis	253
	28.9	Bod Thresholds and Analog Comparator Offset	258
	28.10	Internal Oscillator Speed	260
	28.11	Current Consumption of Peripheral Units	267
	28.12	Current Consumption in Reset and Reset Pulsewidth	270
29	Typica	I Characteristics – TA = -40°C to 105°C	.272
	29.1	ATmega8A Typical Characteristics	272
30	Registe	er Summary	.301
31	Instruc	ction Set Summary	. 303
32	Orderii	ng Information	.306
33	Packag	ging Information	.307
	33.1	32A	307
	33.2	28P3	308
34	Errata		.309
	34.1	ATmega8A, rev. L	310
35	Datash	neet Revision History	.312
	35.1	Rev.8159E - 02/2013	312
	35.2	Rev.8159D - 02/11	312
	35.3	Rev.8159C - 07/09	312
	35.4	Rev.8159B - 05/09	312
	35.5	Rev.8159A - 08/08	313
	Table o	of Contents	i



Enter Title of Manual [DATASHEET] 8159E-AVR-02/2013 Vİ



## Atmel **Enabling Unlimited Possibilities**°

Atmel Asia Limited

Atmel Corporation 1600 Technology Drive San Jose, CA 95110 LISA

Tel: (+1) (408) 441-0311 Fax: (+1) (408) 487-2600 www.atmel.com

Unit 01-5 & 16, 19F BEA Tower, Millennium City 5 418 Kwun Tong Roa Kwun Tong, Kowloon HONG KONG

Tel: (+852) 2245-6100 Fax: (+852) 2722-1369

Atmel Munich GmbH Business Campus Parkring 4 D-85748 Garching b. Munich GERMANY

Tel: (+49) 89-31970-0 Fax: (+49) 89-3194621 Atmel Japan G.K. 16F Shin-Osaki Kangyo Bldg 1-6-4 Osaki, Shinagawa-ku Tokyo 141-0032

JAPAN Tel: (+81) (3) 6417-0300 Fax: (+81) (3) 6417-0370

© 2013 Atmel Corporation. All rights reserved. / Rev.: 8159E-AVR-02/2013

Atmel®, Atmel logo and combinations thereof, Enabling Unlimited Possibilities®, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estopped or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LUBBLITY WHATSOEVER AND DISCLAMMS ANY DEPRESS, INVESTIGATION OF WARRANTY RELATING TO ITS PRODUCTS NO LUDING, BUT NOT LIMITED TO, THE MRT LED WARRANTY CHEATING TO ITS PRODUCTS NO LUDING, BUT NOT LIMITED TO, THE MRT LED WARRANTY PRODUCTS OF MERCHANTENING PROPERTY. IN NO EVENT SHALL ATMEL BE LIBELE FOR ANY DIRECT, MORRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR NICIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROPINTS, DUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE LUSE OR INABILITY TO USET HIS DOCUMENT, EVEN F ATMEL HAS THE PROSTRICT OF SUCH DAMAGES. After membranes or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. After the information contained herein. Unless specifically provided otherwise, After products are not suitable for, and shall not be used in, automotive applications. After I products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

```
using System;
using System.Collections.Generic;
using System.ComponentModel;
using System.Data;
using System.Drawing;
using System.Ling;
using System.Text;
using System. Threading. Tasks;
using System. Windows. Forms;
using System.IO.Ports;
using MathNet.Numerics.LinearAlgebra;
using MathNet.Numerics.LinearAlgebra.Double;
//using System.Timers;
namespace gui_v1
  public partial class Form1: Form
    SerialPort ComPort = new SerialPort();
    NumericUpDown[] angulos = new NumericUpDown[5];
    CheckBox[] articulaciones = new CheckBox[5];
    Double[][] paramsDH = new double[5][];
    Double L1=0.19,L2=0.28,L3=0.28,L4=0.19,L5=0.009;
    Double[][,] DH = new double[5][,];
    public Form1()
       L\{1\} = link([pi/2 0 0 11]
                                     0 0], 'standard');% theta=0,D=L1
                                            0], 'standard');%theta0.3
       L{2} = link([0 \ 12 \ 0 \ 0]
                                     0
       L{3} = link([0 \ 13 \ 0 \ 0])
                                    0
                                          0], 'standard');
       L{4} = link([-pi/2 \ 0 \ 0])
                                     0 -pi/2], 'standard');
       L{5} = link([0 \ 0 \ 0 \ 14+15])
                                      0 0], 'standard');
       */
       InitializeComponent();
       Application.DoEvents();
       angulos[0] = M1;
       angulos[1] = M2;
       angulos[2] = M3;
       angulos[3] = M4;
       angulos[4] = M5;
       articulaciones[0] = checkBoxM1;
       articulaciones[1] = checkBoxM2;
       articulaciones[2] = checkBoxM3;
       articulaciones[3] = checkBoxM4;
       articulaciones[4] = checkBoxM5;
       cinematica_directa();
    }
```

```
char estado = '0';
public void serialEvent(Object sender,EventArgs myEventArgs)
 // ComPort.Write("?");
// estado = Convert.ToInt16(ComPort.ReadByte());
  SerialPort sp = (SerialPort)sender;
  string indata = sp.ReadExisting();
  estado = Convert.ToChar(indata);
  //MessageBox.Show(estado.ToString(), "Trama", MessageBoxButtons.OK, MessageBoxIcon.Asterisk);
/// <summary>
/// Función para el cálculo de la cinemática directa
/// Lee los ángulos de giro de cada actuador
/// y calcula la posición final del último punto del robot manipulador
/// </summary>
private void cinematica directa()
  double d = 0;
  double a = 0;
  double teta = 0:
  double alfa = 0:
  obtener_parametros();
  //Iteración en la que se cacula las cinco matrices de transformación homogénea
  //para cada artiulación con respecto a la anterior
  for (int i = 0; i < 5; i++)
     //lectura de parámetros
     teta = (paramsDH[i])[2] * Math.PI/180;
     d = (paramsDH[i])[3];
     a = (paramsDH[i])[1];
     alfa = (paramsDH[i])[0];
     DH[i] = new double[4, 4]{
     {cos(teta),-cos(alfa)*sin(teta),sin(alfa)*sin(teta),a*cos(teta)},
     {\sin(teta),\cos(alfa)*\cos(teta),\-\sin(alfa)*\cos(teta),a*\sin(teta)},
     {0,sin(alfa),cos(alfa),d},
     \{0,0,0,1\}
     };
  }
  //Creación de matrices del tipo "Matrix" a partir de los arreglos bidimensionales
  Matrix<double> 0DH1 = Matrix<double>.Build.DenseOfArray((DH[0]));
  Matrix<double>_1DH2 = Matrix<double>.Build.DenseOfArray((DH[1]));
  Matrix<double> 2DH3 = Matrix<double>.Build.DenseOfArray((DH[2]));
  Matrix<double> 3DH4 = Matrix<double>.Build.DenseOfArray((DH[3]));
  Matrix<double>_4DH5 = Matrix<double>.Build.DenseOfArray((DH[4]));
```

//Cálculo de la transformación de M0 a M5

```
Matrix<double> _0DH5 = _0DH1 * _1DH2 * _2DH3 * _3DH4 * _4DH5;
  //Salida a los cuadros de texto
  X.Text = (\_0DH5[0, 3]*100).ToString("F4");
  Y.Text = (\_0DH5[1, 3]*100).ToString("F4");
  Z.Text = (\_0DH5[2, 3]*100).ToString("F4");
//Simplifiacón de la función Math.Cos
private double cos(double x) {
  return Math.Cos(x);
//Simplifiacón de la función Math.Sin
private double sin(double x)
  return Math.Sin(x);
}
/// <summary>
/// Definición de parámetros D-H para cada articulación
/// </summary>
private void obtener parametros(){
  paramsDH[0] = new double[4] { Math.PI / 2, 0, (double)angulos[0].Value, L1 };
  paramsDH[1] = new double[4] \{ 0, L2, (double)angulos[1]. Value+45, 0 \};
  paramsDH[2] = new double[4] { 0, L3, (double)angulos[2]. Value+135, 0 };
  paramsDH[3] = new double[4] \{ -Math.PI / 2, 0, (double)angulos[3].Value +135, 0 \};
  paramsDH[4] = new double[4] \{ 0, 0, (double)angulos[4]. Value, L4 + L5 \};
}
private void button1_Click(object sender, EventArgs e)
  buscar_puertos();
private void comboBox1_SelectedIndexChanged(object sender, EventArgs e)
}
/// <summary>
/// Función que busca los puertos COM disponibles y los guarda en una lista en la interfaz
/// </summary>
private void buscar_puertos()
  string[] ArrayComPortsNames = null;
  int index = -1;
  string ComPortName = null;
  portsList.Items.Clear();
```

```
//Obtener nombre de puertos
         ArrayComPortsNames = SerialPort.GetPortNames();
           index += 1:
           portsList.Items.Add(ArrayComPortsNames[index]);
         } while (!((ArrayComPortsNames[index] == ComPortName) || (index ==
ArrayComPortsNames.GetUpperBound(0))));
         Array.Sort(ArrayComPortsNames);
         if (index == ArrayComPortsNames.GetUpperBound(0))
           ComPortName = ArrayComPortsNames[0];
        portsList.Text = ArrayComPortsNames[0];
      catch (Exception ex)
         portsList.Items.Clear();
         MessageBox.Show("No se encontraron puertos disponibles, verifique la conexión", "Comunicación
Serial".
  MessageBoxButtons.OK, MessageBoxIcon.Asterisk);
      }
    }
    //Función que Inicializa el puerto seleccionado
    private void openSerial_Click(object sender, EventArgs e)
      try{
      //Parámetros de configuración
      ComPort.PortName = Convert.ToString(portsList.SelectedItem);
      ComPort.BaudRate = Convert.ToInt32(9600);
      ComPort.Parity = (Parity)Enum.Parse(typeof(Parity), "Pair");
      ComPort.Handshake = (Handshake)Enum.Parse(typeof(Handshake), "None");
      ComPort.StopBits = (StopBits)Enum.Parse(typeof(StopBits), "1");
      ComPort.DataBits = Convert.ToInt16(8);
      ComPort.NewLine = "@";
      ComPort.ReadTimeout = 500;
      ComPort.WriteTimeout = 500;
      ComPort.ReadBufferSize = 10:
      //ComPort.DataReceived += new SerialDataReceivedEventHandler(serialEvent);
      }
      catch (Exception ex)
         if (ex.HResult != -2146233079)
         MessageBox.Show("No se encontraron puertos disponibles, verifique la conexión", "Comunicación
Serial".
  MessageBoxButtons.OK, MessageBoxIcon.Asterisk);
```

```
try
         //Se intenta abrir el puerto
         ComPort.Open();
         MessageBox.Show("El puerto " + Convert.ToString(portsList.SelectedItem) + " fue abierto exitosamente",
"Comunicación Serial",
MessageBoxButtons.OK, MessageBoxIcon.Asterisk);
       catch (Exception ex)
         //Si el puerto está abierto se muestra mensaje
         if (ex.HResult == -2146233079)
           MessageBox.Show("El puerto " + Convert.ToString(portsList.SelectedItem) + " ya se encuentra
abierto", "Comunicación Serial",
  MessageBoxButtons.OK, MessageBoxIcon.Asterisk);
         }
         else
           //Caso contrario se muestra el mensaje correspondiente al error
           MessageBox.Show(ex.Message, "Comunicación Serial",
  MessageBoxButtons.OK, MessageBoxIcon.Asterisk);
    // try { ComPort.Write("?"); }
     // catch { }
    }
    private void groupBox1_Enter(object sender, EventArgs e)
    }
    //Función para testear la conexión y muestra mensajes en caso de error o éxito
    private void testSerial_Click(object sender, EventArgs e)
       //Si el puerto está abierto
       if ((ComPort.IsOpen))
         //enviar ASCII 63
         ComPort.Write("?");
         try
           //Se intenta leer
           char estado_prueba = Convert.ToChar(ComPort.ReadByte());
           if (estado_prueba == 'L')
```

```
MessageBox.Show("Microcontrolador maestro listo para recibir", "Comunicación Serial",
 MessageBoxButtons.OK, MessageBoxIcon.Asterisk);
           else MessageBox.Show("Microcontrolador maestro ocupado, por favor espere", "Comunicación Serial",
 MessageBoxButtons.OK, MessageBoxIcon.Asterisk);
           //En caso de error
         catch (Exception ex)
            MessageBox.Show("No se obtuvo respuesta", "Comunicación Serial",
  MessageBoxButtons.OK, MessageBoxIcon.Asterisk);
       }
         //Si el puerto no está abierto
         MessageBox.Show("La comunicación no se encuentra establecida correctamente", "Comunicación Serial",
  MessageBoxButtons.OK, MessageBoxIcon.Asterisk);
    }
    //Función que cierra el puerto y muestra mensajes en caso de error o éxito
    private void closeSerial_Click(object sender, EventArgs e)
      try
         ComPort.Close();
         MessageBox.Show("Se cerró correctamente la comunicación", "Comunicación Serial",
  MessageBoxButtons.OK, MessageBoxIcon.Asterisk);
       catch (Exception ex)
         MessageBox.Show(ex.Message, "Comunicación Serial",
  MessageBoxButtons.OK, MessageBoxIcon.Asterisk);
    }
    private void panel1_Paint(object sender, PaintEventArgs e)
    }
    //Función que envía los ángulos al maestro vía serial
private void sendSerial_Click(object sender, EventArgs e)
```

estado = '0';

//ComPort.Write("?");

```
//Prohibe el ingreso de datos al iniciar el envio
bloquear_entradas();
       sendSerial.Text = "Enviando ...";
       string trama = generar Trama();
Application.DoEvents();
       try
         ComPort.Write("?");
         try
           estado = Convert.ToChar(ComPort.ReadByte());
           if (estado == 'L')
              try
                ComPort.Write(trama);
                MessageBox.Show("Ángulos enviados " + trama, "Comunicación Serial",
            MessageBoxButtons.OK, MessageBoxIcon.Asterisk);
              catch (Exception ex)
                MessageBox.Show(ex.Message, "Comunicación Serial",
      MessageBoxButtons.OK, MessageBoxIcon.Asterisk);
              }
              //Permitir el ingreso de datos luego de enviar
              desbloquear_entradas();
              sendSerial.Text = "Enviar ángulos";
              Application.DoEvents();
            else MessageBox.Show("Microcontrolador maestro ocupado, por favor espere " + trama,
 "Comunicación Serial",
              MessageBoxButtons.OK, MessageBoxIcon.Asterisk);
         catch (Exception ex)
           MessageBox.Show(ex.Message, "Comunicación Serial",
MessageBoxButtons.OK, MessageBoxIcon.Asterisk);
       catch (Exception ex)
         MessageBox.Show(ex.Message, "Comunicación Serial",
 MessageBoxButtons.OK, MessageBoxIcon.Asterisk);
```

```
}
//Prohibe el ingreso de datos
private void bloquear_entradas()
  for (int i = 0; i < 5; i++)
     angulos[i].ReadOnly = true;
}
//Permite el ingreso de datos
private void desbloquear_entradas()
  for (int i = 0; i < 5; i++)
     angulos[i].ReadOnly = false;
}
/// <summary>
/// Generación de la trama a enviar
/// </summary>
private String generar_Trama()
  String trama = "";
  decimal value = 0;
  for (int i=0; i<5;i++)
     if (articulaciones[i].Checked)
       trama += (char)(65 + i);
       value = angulos[i].Value*10;
       switch (i)
          case 1:
            value +=450;
            break;
          case 2:
            value +=1350;
            break;
          case 3:
            value +=1350;
            break;
       }
```

```
trama += value.ToString("0000");
 if (trama == "") return "";
 trama = "$" + trama;
 trama += "@";
 return trama;
}
//Si uno de los ángulos cambia se ejecuta el cálculo de la cinemática directa
void angulos_ValueChanged(object sender, EventArgs e)
  cinematica_directa();
/// <summary>
/// Funciones de definición creadas por la interfaz
/// </summary>
private void M1_ValueChanged(object sender, EventArgs e)
  angulos_ValueChanged(sender, e);
}
private void M2_ValueChanged_1(object sender, EventArgs e)
  angulos_ValueChanged(sender, e);
}
private void M3_ValueChanged(object sender, EventArgs e)
  angulos_ValueChanged(sender, e);
}
private void M4_ValueChanged(object sender, EventArgs e)
  angulos_ValueChanged(sender, e);
}
private void M5_ValueChanged(object sender, EventArgs e)
```

```
angulos_ValueChanged(sender, e);
private void groupBox2_Enter(object sender, EventArgs e)
private void maskedTextBox1_MaskInputRejected(object sender, MaskInputRejectedEventArgs e)
private void label3_Click(object sender, EventArgs e)
private void Y_MaskInputRejected(object sender, MaskInputRejectedEventArgs e)
private void Z_MaskInputRejected(object sender, MaskInputRejectedEventArgs e)
private void label3_Click_1(object sender, EventArgs e)
}
```

```
* maestro.c
* Created: 12/08/2014 12:29:34 p.m.
* Author: José Chávez
*/
#include <avr/io.h>
#include <avr/delay.h>
#include <util/twi.h>
#include <avr/interrupt.h>
#include <inttypes.h>
#include <compat/twi.h>
#include "twimaster.c"
#define F CPU 8000000UL
#define BAUD 9600
#define MYUBRR F CPU/16/BAUD-1
#define MAX BUFFER SERIAL 32
#include "usart.h"
void enviar_i2c_esclavo(uint8_t buffer[]);
uint8_t buscar_ocupado(uint8_t slave);
volatile uint8_t buffer[MAX_BUFFER_SERIAL];
volatile uint8_t _index = 0;
volatile uint8_t estado_master = 'L';
ISR(USART_RXC_vect) {
    buffer[_index] = UDR; //lectura y grabado en buffer
    index++;
    if (buffer[ index-1]=='?') //si es pregunta se responde el estado del master
         USART_Transmit(estado_master);
         index = 0;
    }
}
int main(void)
{
    DDRD = 0x00;
    PORTD = 0xFF;
    i2c_init(); //iniciazion de perifericos y variables
    USART_Init(MYUBRR);
    USART_Transmit('?');
    liberar buffer();
    sei();
  while(1)
  {
     if ((buffer[_index-1]=='@')&&(buffer[0]='$')) //se recibio la trama completa .. "@" indica el fin
```

```
estado_master = 'X';
             enviar i2c esclavo(buffer);
             liberar_buffer();
             estado_master = 'L';
             index = 0;
        }
   }
}
/*SUBRUTINA QUE LIMPIA A TODO EL BUFFER DE RECEPCION SERIAL*/
void liberar_buffer(){
    for (int i = 0; i < MAX_BUFFER_SERIAL;i++)
        buffer[i] = 0;
    _index=0;
}
void enviar_i2c_esclavo(uint8_t buffer[])
    uint8_t buffer_ocupados[5] = {'O', 'O', 'O', 'O', 'O'}; // se asumen todos no usados
    /*uint8_t buffer_ocupados[5] = {'L','L','L','L','L'}; // todos libres para pruebas*/
    uint8_t ocupado = 0;
    uint8_{t} slave = 0;
    for (int i = 1; i < MAX BUFFER SERIAL; i+=5){
        //En arroba se termina la lectura del buffer
        if (buffer[i]==64)
        {
             break:
        //Cada multiplo de 4 (+1) se tiene una dirección de esclavo en la trama
        else if ((i\%5)==1) {
        //Asignación de direcciones de los esclavos
        slave = (buffer[i]-64)*2;
        //Lectura de estado ocupado
        ocupado = buscar_ocupado(slave);
        //Si el microcontrolador esta Libre se envía la trama
        if (ocupado == 'L'){
             i2c_start_wait(slave + I2C_WRITE);
             i2c_write(0x00);
             i2c_write(buffer[i+1]-48);
```

```
i2c_write(buffer[i+2]-48);
             i2c_write(buffer[i+3]-48);
             i2c_write(buffer[i+4]-48);
             i2c_write('@');
             i2c_stop();
          }
          else{
              //Se tiene la guardar la posicion del esclavo ocupado en el arreglo
              pos_en_array[slave/2-1] = i;
              //Se guardan los esclavos que estaban ocupados
              buffer_ocupados[slave/2-1] = 'X';
              //ocupado = 'X';
          }
          }
     }
    //Se envia a los estados que estaban ocupados
     for (int j=0; j<5; j++)
     {
          while (buffer_ocupados[i]=='X'){
              ocupado = buscar\_ocupado((j+1)*2);
              buffer_ocupados[j] = ocupado;
              if (ocupado == 'L')
                             i2c_start_wait(slave + I2C_WRITE);
                             i2c_write(0x00);
                             i2c_write(buffer[pos_en_array[j]+1]-48);
                             i2c_write(buffer[pos_en_array[j]+2]-48);
                             i2c_write(buffer[pos_en_array[j]+3]-48);
                             i2c_write(buffer[pos_en_array[j]+4]-48);
                             i2c write('@');
                             i2c_stop();
                   break;
              _delay_ms(100);
          }
     }
uint8_t buscar_ocupado(uint8_t slave){
          uint8_t ocupado;
          i2c_start_wait(slave + I2C_WRITE);
          i2c write(0x05);
          i2c_rep_start(slave + I2C_READ);
          ocupado = i2c_readNak();
          i2c_stop();
          return ocupado;
        }
```

```
AVRGCC1.c
* Created: 25/04/2013 11:03:49 p.m.
* Author: José Chávez
#include <avr/io.h>
#include <avr/delay.h>
#include <util/twi.h>
#include <avr/interrupt.h>
#include <inttypes.h>
#include <compat/twi.h>
#include <avr/interrupt.h>
#include <stdlib.h>
#define F CPU 8000000UL
#define slave adress 0x02
volatile uint8 t sentido;
volatile double contador=0;
volatile uint8 t sentido dado=0;
volatile uint8_t sentido_dado_contrario=0;
volatile double posant;
volatile uint8_t bandera_posicion=0;
volatile double error double =0;
volatile double dError;
volatile double setpoint = 1024;
const uint8_t apagar=2;
const double Kp = 1.0f;
const double Kd = 200.0f;
const double T = 0.001f;
const uint8_{\text{t}} Lm = 45;
const uint8 t horario = 1;
const uint8 t antihorario = 0;
const uint8 t detenido = 2;
const double reductor = 121.0f; //double para poder operar decimales con precisión
const uint8_t no_error = 0;
const uint8 t fin carrera = 1;
const uint8_t error_comp = 2;
//////*Definiciones*/////////
//Interrupción por I2C modo slave
#ifndef I2CSLAVE H
#define I2CSLAVE H
//habilita ack en modo escalvo
#define TWI_ON() { TWCR=0x45; }
//apaga tw
#define TWI_OFF() { TWCR=0x00; }
//twi on pero sin ack, es decir que no responde a peticiones del master - en pausa
#define TWI_PAUSE() { TWCR=0x05; }
```

```
// el buffer no puede ser mayor a 255
#define MAX_I2C_BUFFER 15
volatile unsigned char i2c_slave_buffer[MAX_I2C_BUFFER];
volatile unsigned char i2c_pointer;
volatile unsigned char i2c_is_pointer=0;
void EEPROM_write(unsigned int uiAddress, unsigned char ucData);
unsigned char EEPROM_read(unsigned int uiAddress);
void grabar_posicion(unsigned int posicion_anterior);
void dar sentido (int giro);
uint8 t escalamiento(double x);
double calculo pulsos(double angulo);
void Timer 1 ON (void);
void Timer 1 OFF (void);
void Timer 1 Init(void);
void i2c_slave_ini(unsigned char address_gce);
void AIN init(void);
void INT Init (void);
void Movimiento(double sp);
void sp_sentido (double angulo, double posicionanterior);
* Inicializa el TWI como esclavo y con la direccion establecida
* Si el bit menos significativo es escrito con 1 habilita el reconocimiento de General Call
void i2c_slave_ini(unsigned char address_gce)
TWAR = address gce;
TWI ON();
//Subrutina de interrupcion para lectura
ISR(TWI_vect)
{
switch(TW STATUS)
  // ***** Seccion SLAVE RECEIVER *****
  case TW SR SLA ACK:
                             // SLA+W recivido, ACK enviado
    TWCR = 0b11000101;
     i2c is pointer = 1;
  case TW_SR_ARB_LOST_SLA_ACK:
                                   // Arbitration lost, SLA+W recivido, ACK enviado
                  // habilita la recepcion del byte con ACK
    TWCR = 0b11000101;
                           // TWINT, TWEA, TWEN, TWIE (libera banderas)
    i2c_is_pointer = 1;
    break;
```

```
case TW_SR_DATA_ACK:
                                   // SLA+W previo, dato recivido, ACK devuelto
     if(i2c_is_pointer)
                          // si es el primer dato despues de direccionado,
       i2c_pointer = TWDR;
                              // es el puntero al dato en buffer
       i2c_is_pointer = 0;
                           // el siguiente dato se guarda en el buffer
     else {
                      // si no, pon el dato en la seccion apuntada previamnete
       i2c_slave_buffer[i2c_pointer++] = TWDR;
     TWCR = 0b11000101;
                               // TWINT, TWEA, TWEN, TWIE (libera banderas)
     break;
  case TW SR STOP:
                               // STOP o REP START detectado mientras estaba en SLV RECEIVE
                     // reinicia TWI (libera baderas)
                               // TWINT, TWEA, TWEN, TWIE
     TWCR = 0b11000101;
     break;
  // ***** Seccion SLAVE TRANSMITTER *****
  case TW ST SLA ACK:
                               // SLA+R recivido, ACK enviado
  case TW_ST_ARB_LOST_SLA_ACK: // Arbitration lost, SLA+R recivido, ACK enviado
     TWDR = i2c_slave_buffer[i2c_pointer++]; // saca dato del buffer, y prepara para enviarlo (espera ACK)
                               // TWINT, TWEA, TWEN, TWIE (libera banderas)
     TWCR = 0b11000101:
     break;
  case TW_ST_DATA ACK:
                                   // dato transmitido, ACK devuelto
     TWDR = i2c_slave_buffer[i2c_pointer++]; // saca dato de la cola, y prepara para enviarlo (espera ACK)
  case TW ST DATA NACK:
                                    // dato transmitido, NACK devuelto (no quiere mas datos el master)
     TWCR = 0b11000101;
                               // TWINT, TWEA, TWEN, TWIE (libera banderas)
     break;
                                 // Error en el bus TWI
  case TW BUS ERROR:
     TWCR = 0b11010101;
                               // TWINT, TWEA, TWSTO, TWEN, TWIE
                     // El STOP no se envia al bus, solo afecta al hardware interno.
                     // el bus es liberado y TWSTO es limpiado
     break:
  default:
     TWCR = 0b11000101;
                               // TWINT, TWEA, TWEN, TWIE (libera banderas)
if(i2c_pointer >= MAX_I2C_BUFFER)
  i2c_pointer = 0;
```

```
#endif /* I2CSLAVE_H_ */
///Comparador analógico entre referencia y el sensor de corriente
void AIN_init(void)
SFIOR = (1 << ACME);
ACSR = (1 << ACIE) || (1 << ACIS1) || (0 << ACIS0);
void AIN_OFF(void)
    SFIOR = (1 << ACME);
    ACSR = (1<<ACD); // se apaga el comparador analogico
ISR(ANA_COMP_vect){
    bandera_posicion = 2;
}
ISR(INT0_vect){
    //Indica el sentido de giro y aumenta o dismuye el contador a partir de eso.
     //Si está en el sentido incial dado al actuador se aumenta el contador; caso contrario, se disminuye.
     uint8 t sentido = horario;
         if (PIND & _BV(PD1)) //Dado que cuando el error es negativo se cambia de sentido entonces
                           // se disminuye el contador
              sentido = antihorario:
         }
         else {
              sentido = horario;
         if (sentido == sentido_dado)
                  contador++; //contador es el valor del sensor
         if (sentido_dado == sentido_dado_contrario)
                  contador--; //contador es el valor del sensor
//
ISR(INT1_vect){
     bandera_posicion = 1; //Si hay interrupcion por el sensor de final de carrear se llena la bandera
     }
/*Subrutina para grabar la posicion en la eemprom*/
void grabar_posicion(unsigned int posicion_anterior){
```

```
//graba la posición en la EEPROM
    cli();
    unsigned char byte0;
    unsigned char byte1;
    byte0 = posicion_anterior;
    byte1 = posicion anterior/256; //Se graba en la posicion 0 y 1 de la EEPROM
    EEPROM write(0x00,byte0);
    EEPROM_write(0x01,byte1);
    sei();
}
    //Configuracion del TIMER modo 5 frecuencia 3KHz
    void Timer_1_Init(void){
         TCCR1A = (1 << COM1A1)|(0 << COM1A0)|(0 << COM1B1)|(0 << COM1B0)|(0 << WGM11)|
(0<<WGM10);
         TCCR1B = (0 << WGM13)|(1 << WGM12)|(1 << CS12)|(0 << CS11)|(1 << CS10);
    }
    //Inicia el módulo PWM
    void Timer_1_ON (void){
         TCCR1A = (1 << COM1A1)|(0 << COM1A0)|(0 << COM1B1)|(0 << COM1B0)|(0 << WGM11)|
(1 << WGM10);
    }
        //Apaga el módulo PWM
    void Timer 1 OFF(void){
         TCCR1A = (0 < COM1A1)|(0 < COM1A0)|(0 < COM1B1)|(0 < COM1B0)|(0 < WGM11)|
(0 << WGM10);
//Subrutina que graba un byte en una dirección de la eeprom
void EEPROM_write(unsigned int uiAddress, unsigned char ucData)
{
   /* Wait for completion of previous write */
   while(EECR & (1<<EEWE))
   /* Set up address and data registers */
   EEAR = uiAddress:
   EEDR = ucData;
   /* Write logical one to EEMWE */
   EECR = (1 < EEMWE);
   /* Start eeprom write by setting EEWE */
   EECR = (1 < EEWE);
//Subrutina que lee un byte de una dirección de la EEPROM
unsigned char EEPROM read(unsigned int uiAddress)
{
    /* Wait for completion of previous write */
    while(EECR & (1<<EEWE))
    /* Set up address register */
    EEAR = uiAddress;
    /* Start eeprom read by writing EERE */
    EECR = (1 < EERE);
    /* Return data from data register */
    return EEDR;
```

```
}
//Inicializacion de interrupciones por flanco de subida para el sensor y los finales de carrera
void INT Init (void)
    MCUCR = (1 << ISC01)|(1 << ISC00)|(1 << ISC10)|(1 << ISC11); //configura INT0 como interrupción externa por
flanco de subida
    GICR = (1 << INT0) | (0 << INT1);
}
void INT_off(void)
    GICR = (0<<INT0)|(1<<INT1); //INT1 es el sensor de final de carrera, nunca se desatiende por final de carrera
}
int main(void)
{
    cli();
    INT_Init(); //DESACTIVADO PARA PRUEBAS
    //Declaración de entradas y salidas
    DDRB = 0x0F;
    PORTB = 0x00;
    DDRC = 0b00110011;
    DDRD = 0x00;
    PORTC =
                   0x00:
    OCR1A = 0;
    PIND = 0xFF;
    DDRD = BV(PD3);
    PORTD = 0xFF;
    Timer_1_Init();
    Timer_1_OFF();
    //Inicialización de variables
    unsigned char sentido = 0;
    unsigned char decimales;
    unsigned char centenas;
    unsigned char decenas;
    unsigned char unidades;
    unsigned char arroba;
    double angulo = 0;
    OCR1A = 75;
//
    i2c_slave_ini(slave_adress);
    //Posición inciial
    i2c\_slave\_buffer[4] = 0;
    i2c\_slave\_buffer[3] = 0;
    i2c\_slave\_buffer[2] = 0;
    i2c\_slave\_buffer[1] = 0;
    i2c\_slave\_buffer[0] = 0;
```

```
unsigned char byte0;
    unsigned char byte1;
    byte0 = EEPROM_read(0x00); //se lee el último ángulo guardado y se carga como posición anterior
    byte1 =EEPROM_read(0x01);
    if (byte0 == 0xFF) byte0 = 0;
    if (byte1 == 0xFF) byte1 = 0;
    posant = ((double)(byte0+byte1*256))/10.0;
    i2c_slave_buffer[5] = 'X'; //esclavo ocupado al ir a posición inicial
    angulo = 180.0;
    sei();
    sp sentido(angulo,posant);
    //setpoint = calculo_pulsos(angulo);
    Movimiento(setpoint); //ir a posición incial // dentro existe un bucle, solo se saldra de aca al recibir nuevo
angulo
    //Inicia como libre
    i2c slave buffer[5] = 'L';
    while(1)
     {
         //Lectura de ángulo
         centenas = i2c_slave_buffer[0];
         decenas = i2c slave buffer[1];
         unidades = i2c_slave_buffer[2];
         decimales = i2c_slave_buffer[3];
         arroba = i2c_slave_buffer[4];
         //Si el 4 byte es arroba se recibió un nuevo ángulo
         i2c_slave_buffer[4] = '0';//No hay nuevo ángulo
         i2c slave buffer[5] = 'X';
                                       //Estado ocupado
         angulo = centenas*100 + decenas*10 + unidades + ((double)decimales)/10.0;
         sp sentido(angulo,posant);
         Movimiento(setpoint);
                                       //se mueve el motor a la posición deseada a partir de la posición anterior
         if (bandera_posicion == no_error)
                                                      // si no llega al los sensores de final de carrera
              posant = angulo;
                                                 // se graba la posición a la que se llegó
          }
         bandera_posicion = no_error;
         grabar_posicion((int)(posant*10.0));
                                                           //se graba la posición en la EEPROM
         i2c_slave_buffer[5]='L';
                                            //Esclavo libre
```

//Lectura de posición actual del actuador

```
double calculo_pulsos(double valor){
    //función que calcula la cantidad de pulsos que se debe tener para recorrer cierto número de ángulos
     //double constante = 5.688888889; //
                                                  2048/360 cantidad con pulsos por grado
     double constante = 5.68889;
     double referencia = valor*constante;
     return referencia;
}
void sp_sentido (double angulo, double posicionanterior){
     int int_angulo = angulo*10.0;
     int int_posicionanterior = posicionanterior*10.0;
     int dif_angular; //diferencia angular para llegar a la posicion deseada
     int dif_angular_contraria; //diferencia angular por el sentido contrario, usado para los grados 1 y 5
     dif_angular = int_angulo - int_posicionanterior; //cantidad de pulsos necesarios para llegar al ángulo
     dif_angular_contraria = 3600 - abs(dif_angular); // cantidad de ángulos a recorrer por el sentido inverso
     dif_angular_contraria/=10.0;
     dif_angular/=10.0;
    // Encuentra el camino más corto para llegar al ángulo
     // se da el sentido más corto
     if (abs(dif_angular)<180)
          setpoint = calculo_pulsos(abs(dif_angular));
          if (dif angular<0){
               sentido dado = antihorario;
               //antihorario
          }
          else {
               sentido_dado = horario;
               //horario
          }
     }
     else{
          setpoint = calculo_pulsos(abs(dif_angular_contraria)); //pulsos por el otro lado
          if (dif_angular>0){
               sentido_dado = antihorario;
               //antihorario
          }
          else {
               sentido_dado = horario;
               //horario
          }
     }
```

```
//Asignar el sentido contrario
    if (sentido_dado == horario) {
        sentido_dado_contrario = antihorario;
    }
    if (sentido_dado == antihorario) {
         sentido_dado_contrario =horario;
void Movimiento (double sp) {
    unsigned int i=0;
         double dError double=0;
         double Factor_proporcional = 0;
         double Factor_integral = 0;
         double Factor derivativo = 0;
         double Vmanipulada = 0;
        uint8_t escalado = 0;
         uint8_t cambio_de_giro = apagar;
    double conversion =0;
    double error_anterior = sp; //incializa con el mismo valor que tiene error en la primera iteración
    INT Init(); //inicia interrupciones externas
    AIN OFF();
    double admisible = sp*0.5/100.0;
    contador = 0; //contador desde cero
    dar_sentido(sentido_dado); //Se otorga el sentido según lo hallado previamente
    Timer_1_ON();
    while(1){
        //En caso de fin de carrera se sale del fin de carrera
         PORTD = BV(PD3);
         if (bandera_posicion == fin_carrera)
         {
             Timer 1 OFF();
             dar_sentido(apagar);
             posant = 0; //Para el grado se cambia la posicion, grado M1 y M5
             //Para los grados con fin de carrera
             if (sentido_dado == horario) posant = 0;
             if(sentido_dado == antihorario) posant = 270;
             bandera_posicion=1;
             break;
         }
```


```
if (bandera_posicion == error_comp)
              //Error de ADC
              Timer 1 OFF();
              dar_sentido(apagar);
              if (sentido_dado == horario){
              posant = (((double)contador)/reductor)/360.0 + posant;
                   if (posant >=360)
                        posant -= 360;
              if (sentido_dado == antihorario){
                   posant = posant - (((double)contador)/reductor)/360.0;
                   if (posant <0)
                        posant +=360;
              }
         }
         conversion = (double)(contador/120.0f);
         error_double = (double)sp - conversion; //Cálculo de error SP-Sensor //Casteo a double para operar con
decimales
         dError_double = (double)(error_double - error_anterior);
         Factor_proporcional = Kp*error_double;
         Factor_derivativo = Kd*(dError_double);
         Vmanipulada = Factor_derivativo + Factor_proporcional;
         escalado = escalamiento(Vmanipulada);
         error_anterior = error_double;
         if (Vmanipulada>0){
              //si Vmanipulada es mayor a cero se continúa con el sentido}
              cambio_de_giro = sentido_dado;Timer_1_ON();
         }
         else if (Vmanipulada<0) {
              //si Vmanipulada es menor a cero se cambia de sentido
              cambio_de_giro = sentido_dado_contrario;
              Timer_1_ON();
         }
```

```
//Estado estable
      if ((fabs(error_double)<admisible))</pre>
      {
          //cuando Vmanipulada está cerca de cero, entonces
          if (i<500)
             i++;
          AIN_init();
          else \{i = 500;\}
          Timer_1_OFF();
          cambio_de_giro = apagar;
      }
      OCR1A = escalado;
      dar_sentido(cambio_de_giro);
      if (i==500)
      {
      i2c_slave_buffer[5]='L'; //Esclavo libre
      if (i2c\_slave\_buffer[4] == '@')
      {
          break;
      PORTD &= \sim BV(PD3);
      _delay_us(600);
uint8 t escalamiento(double x){
   int y = fabs(x*13.0+Lm); //se crea double para evitar overflow pues no se sabe el valor que tendria "y" en caso
de excederse de los límites
   if (y>254) y=254;
   else if (y<(Lm+1)) y=Lm;
   uint8_t escalado = (uint8_t)y;
   return escalado;
void dar_sentido (int giro){
```


}

```
//PB2 INA
//PB3 INB
unsigned char horario_outputs
                               = 0b00001011; //0b10000000;
unsigned char antihorario_outputs = 0b00000111; //0b01000000
unsigned char detener_outputs
                               = 0b000000000;
if (giro == horario){
     PORTB = horario_outputs;
     //PORTC = ocupado;
if (giro == antihorario){
     PORTB = antihorario_outputs;
     //PORTC = ocupado;
}
if (giro==detenido)
     PORTB = detener_outputs;
     //PORTC = desocupado;
}
```
























Tesis publicada con autorización del autor No olvide citar esta tesis



#### **Contents**


Compact, High Ratio, In-Line Gearing	2
The Basic Component Set	2
Configuration	3
Typical Installation	3
Ordering Information	3
Dimensions	4
Performance Ratings	5
Lubrication	6
Installation	6
Efficiency	7
No-Load Running Torque, Starting Torque, and Back Driving Torque	7

### Compact, High Ratio, In-Line Gearing

Harmonic Drive<sup>TM</sup> FB "Pancake" type component set offers the designer high ratio, in-line mechanical power transmissions in extremely compact configurations. The component set consists of four elements: the Wave generator, an elliptical bearing assembly; the Flexspline, a non-rigid ring with external teeth; and the Circular Spline and the Dynamic Spline, rigid internal gears.

Rotation of the Wave Generator imparts a rotating elliptical shape to the Flexspline causing progressive engagement of its external teeth with the internal teeth of the Circular Spline and the Dynamic Spline. The fixed Circular Spline has two more teeth than the Flexspline, thereby imparting relative rotation to the Flexspline at a reduction ratio corresponding to the difference in the number of teeth. With the same number of teeth, the Dynamic Spline rotates with and at the same speed as the Flexspline.


## The Basic Component Set



- The Wave generator (WG) is a thin raced bearings assembly fitted onto an elliptical plug, and normally is the rotating input member.
- 2) The Flexspline (FS) is a non-rigid ring with external teeth on a slightly smaller pitch diameter than the Circular Spline. It is fitted over and is elastically deflected by the Wave Generator.
- 3) The Circular Spline (CS) is a rigid ring with internal teeth, engaging the teeth of the Flexspline across the major axis of the Wave Generator.
- 4) The Dynamic Spline (DS) is a rigid ring having internal teeth of same number as the Flexspline. It rotates together with the Flexspline and serves as the output member. It is identified by chamfered corners at its outside diameter.




### **Configurations**




## Typical Installation

FB "pancake" type component sets are easier to use than conventional gearing. All that is required is suitable bearing support for the input and output shaft, and a means of fixing the circular spline against rotation.

The simplicity of FB component sets is demonstrated in the typical arrangements shown below.




## **Ordering Information**





# **Dimensions**



FB	A	В	С	D	E	F1	F2	G	нЬ	į.		1		J	к	L	м	N	x	l v	٧	Vt
гь	(g7)	ь.	"		-		F2	۵	"	(H7) Max	(JS9)	^	•	IVI	IN	^	'	lb	kgf			
14	50-0.009	5	0.5	10.5	15.0	3.75	0.75	44	МЗ	6+0.012	8	-	-	29	14	-	0.2	1.0	0.2	0.1		
20	70-0.010	6	0.5	12.5	11.4	0.95	2.05	60	M4	9*0.015	12	3±0.0125	10.4	42	20	-	0.2	1.0	0.2	1.0		
25	85-0.012	8	0.5	16.5	12.8	0.35	3.35	75	M5	14*0.018	15	5±0.0150	16.3	53	26	0.9	0.2	1.5	1.1	0.5		
32	110 -0.012	10	0.5	20.5	15.6	0.95	3.95	100	M6	14*0.018	15	5±0,0150	16.3	69	26	8.0	0.2	1.5	2.2	1.0		
40	135-0.014	13	1	27.0	19.4	1.80	5.80	120	M8	14*0.018	20	5±0,0150	16.3	84	32	1.2	0.4	2.0	4.0	1.8		
50	170-0.014	16	1	33.0	23.2	2.90	6.90	150	M10	19+0.021	20	6:0.0150	21.8	105	32	1.1	0.4	2.0	6.4	2.9		

Maximum housing I.D. for Flexspline axial containment is L. The surface hardness in the region where the Flexspline abuts the housing is recommended to be HRC 29-34.



# Performance Ratings

FB	Gear Ratio	Rated Input Rotational Speed	Input Rotational		Torque 00rpm	Repeated Peak Torque		Max. Aver- age Load Torque		Max. Momentary Torque		Max. Input Speed rpm		Limit for Average Input Speed, rpm		Moment of Inertia**		Backlash*** arc min.	
	Consta	rpm	N.m	di.nl	N.m	dl.nl	N.m	In.lb	N.m	dl.nl	Oil Lub.	Grease Lub.	Oil Lub.	Grease Lub.	kg- cm²	lb-in2	Opti- mized	Non- Opt	
	50		2.6	23	3.2	28	3.2	28	6.9	61									
	88	2000	4.9	43	7.8	69	7.8	69	15.7	139*	6000	3600	4000	2500	272227	0.011		00	
14	100	2000	5.9	52	9.8	87	9.8	87	15.7	139*	6000	3600	4000	2500	0.033	0.011	3	32	
	110		5.9	52	9.8	87	9.8	87	15.7	139*									
	50		14	124	18	159	18	159	34	301		3600			0.14	0.048	3	32	
	80		17	150	21	186	21	186	35	310									
20	100	2000	22	195	26	230	25	221	47	416	6000		3600	2500					
	128		24	212	33	292	25	221	58	513									
	160	1	24	212	38	336	25	221	59	522"									
	50	2000	23	204	30	266	30	266	54	478	5000			2500	0.36	0.12	3	30	
	80		31	274	39	345	39	345	70	620		3600							
25	100		39	345	52	460	52	460	91	805			3000						
	120		39	345	61	540	61	540	94	832"									
	160		39	345	76	673	61	540	86	761*									
	50		44	389	60	531	60	531	108	956					7				
	78		63	558	75	664	75	664	127	1124				2300	1.3	0.44		24	
32	100	2000	82	726	98	867	98	867	176	1558	4500	3600	2500				3		
	131		82	726	137	1212	118	1044	235	2080*									
	157		82	726	157	1389	118	1044	235	2080*									
	50		88	779	118	1044	118	1044	216	1912								24	
	80		118	1044	147	1301	147	1301	265	2345						1.2			
40	100	2000	157	1389	186	1646	186	1646	343	3036	4000	3300	2000	2000	3.4		3		
	128	17.20070000	167	1478	235	2080	235	2080	372	3292*		A1782.20.10				, 550,00			
	160		167	1478	284	2513	274	2425	353	3124*									

<sup>Torque value limited by "Ratceting".
Moment of Inertia: 1=-1/4 GD<sup>2</sup>.
Backlash measured at output with the input locked, maximum value.</sup> 



### Lubrication


Oil lubrication ratings are based on Molub Alloy gear Oil No. 80. See table for recommended oil level and volume for horizontal shaft mounting.

For vertical mounting the recommended level is at the wave generator bearing ball centerline or midpoint of the drive.

FB	14	20	25	32	40	50	
Oil Level Below Drive Centerline	mm	7.6	12.7	15.2	17.8	23.0	30.5


Grease lubricated ratings are based on Harmonic Grease HC-1, which has been specially developed for Harmonic Drive™ FB product. Alternate lubricants include Molub Alloy Grease No. 2, Shell Alvania EP 1 and their equivalents.

For retention of grease within the tooth mesh area and the ball bearing, it is recommended that the L dimension (see FB Dimensions, page 4) be extended further inward to at least S.



#### Installation

The Dynamic Spline is distinguished by its chamfered outer edge. FB Component Sets may be operated in any attitude. Recommended installed relationships are shown below:



## **Housing Tolerance**

								mm
FB	а	b	С	d	е	f	g	h
14	0.013	0.015	0.016	0.013	0.015	0.016	0.011	0.007
20	0.017	0.016	0.020	0.017	0.016	0.020	0.013	0.010
25	0.024	0.016	0.029	0.024	0.016	0.029	0.016	0.012
32	0.026	0.017	0.031	0.026	0.017	0.031	0.016	0.012
40	0.026	0.019	0.031	0.026	0.019	0.031	0.017	0.012
50	0.028	0.024	0.034	0.028	0.024	0.034	0.021	0.015




## **Efficiency**


Efficiency varies depending on input speed, ratio, load level, temperature, and type of lubrication. The effects of these factors are illustrated in the curves shown below.

FB Efficiency vs. Ratio, Temperature, and Lubricant (At Rated Torque)






#### Input Speed 3400 rpm



#### Input Speed 1700 rpm



# No-Load Running Torque, Starting Torque, and Backdriving Torque

FB		14	20	25	32	40	50
NL Running Torque @ 1500 rpm	Nom	3~8	5~11	6~30	15~40	20~65	60~150
	oz-in	4~11	7~15	8~42	20~56	28~90	83~210
Charling Tanana	Ncm	0.5~3	0.8~4	2~7	3~10	5~30	10~60
Starting Torque	oz-in	0.7~4	1~6	3~10	4~14	7~42	14~83
Backdriving Torque	Nm	0.8~7	2~10	3~38	4~40	8~60	20~110
	lb-in	6~60	17~87	26~330	35~350	70~520	170~950

Values quoted are based on actual tests with the component sets assembled in housings, and takes into consideration friction resistance of oils seals, and churning of oil.





#### Harmonic Drive LLC

#### **Boston US Headquarters** 247 Lynnfield Street Peabody, MA 01960

New York Sales Office: Harmonic Drive LLC 100 Motor Parkway Suite #116 Hauppauge, NY 11788

#### San Jose Sales Office: Harmonic Drive LLC 2033 Gateway Place Suite #639

San Jose, CA 95110

T: 800-921-3332 F: 978-532-9406

www.HarmonicDrive.net

#### Worldwide Locations:

Harmonic Drive Systems, Inc. Minamiohi 6-25-3, Shinagawa-ku Tokyo 140, Japan

Harmonic Drive AG Hoenbergstr, 14 Limburg/Lahn, D-65555 Germany

Harmonia Drive is a flademark of Harmonia Drive LLC.



Rev 08-11